

- Contents
- Part 1 Construction. Basic Principles. Operating Instructions
- Part 2 Application Programs

## Part 1

Section 1	Introduction to the kit.	2
Section 2	The Manual—its objectives and usage	3
Section 3	Construction procedure. Notes on soldering	4
Section 4	Power Connect and Switch On	10
Section 5	Monitor Operation	11
Section 6	Basic Principles of the MK14	19
Section 7	MK14 Language-Binary and Hexadecimal	23
Section 8	Programming Notes	30
Section 9	Architecture and Instruction Set	35
Section 10	Writing a Program	43
Section 11	RAM I/O	51

## Part 2

Monitor program listing *	58
Mathematical	68
Multiply	ŮŸ
Divide	
Square Root	
Greatest Common Divisor	
Electronic	73
Pulse Delay	
Digital Alarm Clock	
Random Noise	
System	77
Decimal to Hex	
Relocator	
Serial data input*	
Serial data output*	
Games	84
Moon Landing	
Duck Shoot	
Mastermind	
Silver Dollar Game	
Music	95
Function Generator	
Music Box Organ	
Organ Miscellaneous	100
	100
Message	
Self-Replicating Program	
Reaction Timer	
Devised and written by: David Johnson—Davies	
except programs marked thus *	

1.



### Introduction to the kit


The MK14 comprises a full set of components to build up a completely functional computer.

When the unit has been correctly assembled only the connection of a suitable power source is needed for the display to light up and the user then finds that command and control of the unit is literally at his fingertips via the keyboard.

Having mastered the simple rules for operation of the keyboard and interpretation of the display, it is immediately possible to study the workings of the system and the computer's instructions, and experiment with elementary programming.

From this point the user can progress to the library of ready-written programs available in Part II of this manual, and to programs of his own invention. Because of the inherently enormous versatility of the digital computer it is hard to suggest any particular direction which the independent programmer may take. Arithmetic, logic, time measurement, complex decision making, learning ability, storage of data, receiving signals from other equipment and generating responses and stimuli can all be called upon.

Thus calculators, games, timers, controllers (domestic, laboratory, industrial), or combinations of these are all within the scope of the machine.



Components of the kit include central processor, pre-programmed control memory, read-write memory, input/output circuits, the terminal section i.e. the keyboard and display, and interfacing to the terminal. This line-up corresponds to the basic elements present in even the most sophisticated multi-million pound computer. Indeed the fundamental principles are identical. However, the user of the MK14 who wishes to understand and utilise these principles has the advantage of being able to follow in detail the action and interaction of the constituent parts, which are normally inaccessible and invisible to the big computer operator. Do not regard the MK14 as an electronics construction project. The MK14 is a computer, and computers are about software. It is the program which brings the computer to life, and it is the program which is capable of virtually infinite variation, adjustment and expansion. Of course an understanding of the architecture of the machine and the functions of the separate integrated circuits is valuable to the user. But these aspects conform to a fairly standard pattern and the same straightforward set of interconnection rules regardless of the task or function the computer is performing.

## **7** The Manual -its objectives and uses

The MK14 is intended to bring practical computing to the widest possible range of users by achieving an absolute minimum cost. The wider the user spectrum, the wider, to be expected will be the variation of expertise the manual has to cater for; from the total novice, who wishes to learn the basic principles and requires thorough explanation of every aspect, to the experienced engineer who has immediate practical applications in view. Additionally, the needs of the beginner can be sub-divided into three parts:-

- An informal step by step procedure to familiarise with the operation of the MK14. If this is arranged as an interactive 'do' and 'observe' sequence, it becomes a comparatively painless method of getting a practical 'feel' for the computing process. Section 5.
- 2. A formal definition/description of the significant details of the microprocessor itself, i.e. its architecture and instruction set. Users of all levels are strongly recommended to study this section, (Section 9) at an early stage. It is supported by a programme of practical exercises aimed to precisely demonstrate the elemental functions of the device, and the framework inside which they operate. It is emphasised that to gain the most complete fluency in what are the basics of the whole subject is not merely well worth the effort but is essential to the user's convenience?
- 3. An explanation of the general principles of the digital processor, along with the associated notation and conventions, section 6. This also breaks down into the joint aspects of hardware and software.

Clearly parts of the above will also prove useful to the knowledgable user who, however, will probably be able to skip the advice in section 3 on basic electronic assembly technique. The control part of this section contains information specifically pertinent to the MK14 and should be read by all.

Further sections to be referenced when the MK14 has been assembled, and the user has built up a working understanding, are those discussing programming techniques and methodology. From that point the applications examples of varying degrees of complexity and function, in Part II, should be possible for the reader to tackle.

Note: This manual applies to kits with Issue 4 or 5 boards and the revised SCIOS monitor.

## Construction procedure Notes on soldering

The construction of the unit is a straightforward procedure consisting of inserting the components in the correct positions and soldering them in place. If this is done without error the system should become functional as soon as power is applied. To ensure that this happens without any hitches some recommendations and advice are offered. A step-by-step construction procedure with a diagram is laid down. An appendix to this section contains notes on soldering techniques.

#### Plug in socket option for integrated circuits

The I.C. components utilised in the MK14 are both robust and reliable. But accidents are possible—and should an I.C. be damaged either during construction or later, its identification and replacement is made many orders easier if devices are mounted in sockets. Socket usage is therefore most strongly recommended, particularly where the user is concerned with computing rather than electronics. Science of Cambridge offer a MK14 rectification service specifying a component cost only replacement charge when the system in question is socket equipped.

#### Integrated Circuit Device Handling


M.O.S. integrated circuits historically have gained a reputation for extreme vulnerability to damage from static electricity. Modern devices while not unbreakable embody a high degree of protection. This means that high static voltages will do no harm as long as the total energy dissipated is small and a practical rule of thumb is that if the environment is such that you yourself don't notice static shocks, neither will the I.C. It is essential for the soldering iron to be earthed if I.C.'s are being soldered directly into the P.C. board. The earth must ground the soldering iron bit. This warning applies to any work carried out which might bring the soldering iron into contact with any I.C. pin.

Catastrophe is achievable with minimum trouble if certain components are fitted the wrong way round.

#### **Component Orientation and I.C. Pin Numbering**

Three types belonging to the kit must be oriented correctly. These are the I.C.'s, the electrolytic capacitors and the regulator.

(i) I.C's are oriented in relation to pin 1. Pin 1 can be identified by various means; fig. 3.1 illustrates some of these:-



Pin 1 itself may bear a faint indentation or a slight difference from other pins. The remaining pins are numbered consecutively anti-clockwise from Pin 1 viewing device as in Fig. 3.1.

Note position of type no. is **not** a reliable guide.

- Electrolytic capacitors have a positive and a negative terminal. The positive terminal is indicated by a' + ' sign on the printed circuit. The capacitor may show a ' + ' sign or a bar marking by the positive terminal. The negative is also differentiated from the positive by being connected to the body of the device while the positive appears to emerge from an insulator.
- (iii) The regulator has a chamfered edge and is otherwise asymmetricalrefer to assembly diagram.

#### Assembly Procedure

Equipment required-soldering iron, solder, side-cutters or wire snippers.

#### Step No. Operation

- 1 Identify all resistors, bend leads according to diagram and place on layout diagram in appropriate positions.
- 2 Insert resistors into printed circuit and slightly bend leads at back of board so that resistors remain in place firmly against the P.C.
- 3 Solder resistors in place and cut surplus leads at back of printed circuit.
- 4 Re-check soldered joints and component positioning.
- 5 Identify all capacitors, bend leads according to diagram and place on layout diagram in appropriate positions.
- 6 Insert capacitors into printed circuit and slightly bend leads behind board so that capacitors remain in place firmly against the P.C.
- 7 Solder capacitors in place and cut surplus leads behind P.C.
- 8 Check soldered joints, component positions and orientation.
- 9 (If sockets are being used skip to step 1 4). Identify and place in position on diagram all I.C's with particular reference to orientation.
- 10 Insert I.C's into P.C. Note:- The I.C. pins will exhibit a degree of 'splay'. This allows the device to be retained in the P.C. mechanically after insertion so do not attempt to straighten, and use the following technique: place one line of pins so they just enter the board; using a suitable straight edged implement, press opposing row of pins until they enter the board; push component fully home.
- 11 Re-check device positioning and orientation with EXTREME care!

5


#### Step No. Operation

- 12 Solder I.C's in place. It is not necessary to snip projecting pins.
- 13 Re-check all I.C. soldered joints. (skip to step 20)
- 14 Place appropriate sockets in position on diagram. See Fig. 3.2 (centre pages).
- 15 Insert first or next socket in P.C. board. These components are not self retaining so invert the board and press onto a suitably resilient surface to keep socket firmly against the board while soldering.
- 16 Solder socket into position.

(repeat steps 14-16 until all sockets are fitted)

- 17 Identify and place into position on diagram all I.C's with particular reference to orientation.
- 18 Transfer I.C's one-by-one to P.C. assembly and place in appropriate sockets.
- 19 Check all socket soldered joints.
- 20 Insert regulator and solder into position. See Fig. 3.3.
- 21 Insert push button and solder into position. See Fig. 3.4.
- 22 Mount keyboard. See Fig. 3.5.
- 23 Mount display. See Fig. 3.6.
- 24 Ensure that all display interconnections are correctly aligned and inserted.
- 25 Solder display into position.
- 26 Solder crystal in position.
- 27 Re-check all soldering with special reference to dry joints and solder bridges as described in appendix on soldering technique.
- 28 (Optional but advisable). Forget the whole job for 24 hours.

Re-inspect the completed card by retracing the full assembly procedure and re-checking each aspect (component type, orientation and soldering) at each step.
 When the final inspection is satisfactorily completed proceed to section 4, Power Connect and Initial Operation.



#### Appendix Soldering Technique

Poor soldering in the assembly of the MK14 could create severe difficulties for the constructor so here are a few notes on the essentials of the skill.

**The Soldering Iron** Ideally, for this job, a 15W/25W instrument should be used, with a bit tip small enough to place against any device pin and the printed circuit without fouling adjacent joints. IMPORTANT—ensure that the bit is earthed.

**Solder** resin cored should be used. Approx. 18 S.W.G. is most convenient.

**Using the Iron** The bit should be kept clean and be sufficiently hot to form good joints.

A plated type of bit can be cleaned in use by wiping on the dampened sponge (if available), or a damp cloth. A plain copper bit corrodes fairly rapidly in use and a clean flat working face can be maintained using an old file. A practical test for both cleanness and temperature is to apply a touch of solder to the bit, and observe that the solder melts instantly and runs freely, coating the working face.

Forming the Soldered Joint—with the bit thus 'wetted' place it into firm contact with both the component terminal and the printed circuit 'pad', being soldered together. Both parts must be adequately heated. Immediately apply solder to the face of the bit next to the joint, Solder should flow freely around the terminal and over the printed circuit pad. Withdraw the iron from the board in a perpendicular direction. Take care not to 'swamp' the joint, a momentary touch with the solder should be sufficient. The whole process should be complete in one or two seconds. The freely flowing solder will distribute heat to all part of the joint to ensure a sound amalgam between solder and pad, and solder and terminal. Do not hold the bit against the joint for more than a few seconds either printed circuit track or the component can be damaged by excessive heat.

**Checking the Joint** A good joint will appear clean and bright, and the solder will have spread up the terminal and over the pad to a radius of about  $\frac{1}{16}$  inch forming a profile as in Fig. 3.7(a).






Fig 3.7 (b) and (c) show exaggerated profiles of unsuccessful joints. These can be caused by inadequate heating of one part, or the other, of the joint, due to the iron being too cool, or not having been in direct contact with both parts; or to the process being performed too quickly. An alternative cause might be contamination of the unsoldered surface.

**Re-making the Joint** Place the 'wetted' iron against the unsatisfactory joint, the solder will then be mostly drawn off. Re-solder the joint. If contamination is the problem it will usually be eliminated after further applications by the flux incorporated within the solder.

**Solder 'Bridges'** — can be formed between adjacent tracks on the printed circuit in various ways: —

- (i) too cool an iron allowing the molten solder to be slightly tacky
- (ii) excessive solder applied to the joint
- (iii) bit moved away from the joint near the surface of the board instead of directly upwards

These bridges are sometimes extremely fine and hard to detect, but are easily removed by the tip of the cleaned soldering iron bit.

**Solder Splashes**—can also cause unwanted short circuits. Careless shaking of excess solder from the bit, or allowing a globule of solder to accumulate on the bit, must be avoided. Splashes are easily removed with the iron.

In summary, soldering is a minor manual skill which requires a little practise to develop. Adherence to the above notes will help a satisfactory result to be achieved.

## Power Connect and Switch On

The MK14 operates from a 5V stabilised supply. The unit incorporates its own regulator, so the user has to provide a power source meeting the following requirements: —

Current consumption

Basic kit only: 400mA + RAM I/O option: + 50mA + extra RAM option: + 30mA

Max I/P permitted voltage (including ripple) 35V Min I/P permitted voltage (including ripple) 7V

Batteries or a mains driven power supply may be used. When using unregulated supplies ensure that ripple at the rated current does not exceed the I/P voltage limits.

If a power source having a mean output voltage greater than IOV has to be used, a heat sink must be fitted to the regulator. A piece of aluminium or copper, approx. 18 s.w.g., of about two square inches in area, bolted to the lug of the regulator should permit input voltages up to about 18V to be employed.


Alternatively a suitable resistor fitted in series with the supply can be used. To do this the value of the series resistor may be calculated as follows:-

2 × (minimum value I/P voltage -7) &

Resistor dissipation will be 0.5W/ a

Having selected a suitable power supply the most important precaution to observe is that of correct polarity. Connect power supply positive to regulator I/P and power supply negative to system ground. Switch on.

Proper operation is indicated by the display showing this: --



The left-hand group of four digits is called the address field and the righthand group is the data field.

If this works-congratulations!

Before proceeding to the next section on operating the MK14 you should first tie the SENSE-A input to ground (unless you are using the single-step circuit). This involves linking pin 5 to pin 26 on the top edge connector.



## $\int$ Monitor Operation

To help the user become accustomed to commanding and interrogating the MK14 an exercise consisting basically of a sequence of keyboard actions, with the expected display results, and an explanatory comment, is provided.

Readers who are not familiar with hexadecimal notation and data representation should refer to section 7.

It will be clear to those who have perused the section dealing with MK14 basic principles that to be able to utilise and understand the unit it is necessary firstly to have the facility to look at the contents of locations in memory I/O and registers in the CPU, and secondly to have the facility to change that information content if desired.

The following shows how the monitor program held in fixed memory enables this to be done.

#### **Examining Memory**

Operator Action	Display	Comment
Reset	0000 00	The contents of memory location zero are are displayed in the data field.
MEM	0001 CI	Next address in sequence is displayed, and the data at that address.
MEM	0002 FF	Address again incremented by one, and the data at the new address is displayed.
MEM	0003 90	Next address and contents are displayed

The user is actually accessing the beginning of the monitor program itself. The items of data 00, CF, FF, 90 are the first four instructions in the monitor program.

It is suggested that for practise a list of twenty or thirty of these is made out and the appropriate instruction mnemonics be filled in against them from the list of instructions in Section 9. Additionally, this memory scanning procedure offers an introduction to the hexadecimal numbering method used by the addressing system, as each MEM depression adds one to the address field display.



#### Loading Memory

Note: symbol X indicates when digit value is unpredictable or unimportant.

Operator Action	Displa	y	Comment
0	0000	XX	First digit is entered to address field, higher digits become zero.
F	000F	xx	Second address digit keyed enters display from right.
1	00F1	XX	Third address digit keyed enters display from right.
2	0F12	хх	This is first address in RAM available to the user (basic version of kit).
TERM	0F12	ХХ	TERM changes to 'data-entry' mode.
1	0F12	01	Data placed in RAM.
MEM	0F13	XX	Address is incremented.
1	0F13	01	New data.
1	OF13	11	is keyed and placed in RAM.
MEM	0F14	xx	Data
22	0F14	22	is loaded
MEM	0F15	xx	into successive
33	0F15	33	locations
MEM	OF16	xx	4
Operator Action	Displa	y	Comment
ABORT	0F16	44	Get back into 'address-entry' mode.
0F12	0F12	01	Enter original memory address and
MEM	0F13	11	check that data
MEM	0F14	22	remains as
MEM	0F15	33	was
MEM	0F16	44	loaded.

Switch power off and on again. Re-check contents of above locations. Note that loss of power destroys read-write memory contents. Repeat power off/on and re-check same locations several times—it is expected that RAM contents will be predominately zero, and tend to switch on in same condition each time. This effect is not reliable.

#### Entering and Executing a Program

Operator Action	Display	Comment
Reset 0, F, 2, 0 TERM 9, 0 MEM F, E ABORT	0000 00 0F20 XX 0F20 XX 0F20 90 0F21 XX 0F21 FE 0F21 FE	Enter program starting at 0F20
0, F, 2, 0 GO	0F20 90 blank	Enter start address commence execution

The program consists of one instruction JMP-2 (90FE in machine code). 90 represents the jump operation; FE represents -2, meaning back two locations.

If this exercise failed to work you may have omitted to join the SENSE-A input to ground. See Section 4 again.

We have created the most elementary possible program—one that loops round itself. There is only one escape—RESET which will force the CPU to return to location 0.

RESET 0000 00 Reset does not affect memory the instruction JMP-2 is still lurking to trap the user.

#### **Monitor Operation Summary**

TERM-- Change to 'data entry' modeMEM-- Increment memory addressABORT-- Change to 'address entry' modeGO-- Execute program at address displayed

Note that the value displayed in the data field is the actual data at the location addressed, so an attempt to enter data into ROM will have no effect.

#### MK14 Schizophrenia

The exercises above illustrate a fundamental aspect of the MK14. While the user is entering commands and data through the keyboard and observing responses on the display the CPU is executing the monitor program which resides in the fixed data memory area. This is so, notwithstanding the fact that data values may be read and written in other parts of memory. All instructions are being derived from the monitor.

However as soon as GO command is entered, in conjunction with an address elsewhere in memory, the CPU is made to execute alternative program, and the characteristics of the system can be totally transformed. Thus an MK14 can have as many personalities as it can have different program in memory.

When in user program the MK14 is utterly "unaware" of the existence of the monitor, but the monitor does "know" certain basic data concerning the user program and the only bridge between monitor and user program is the GO command.

#### **Specifying Register Contents**

On transferring control from the monitor to your own program the CPU registers (except P3) are loaded from the block of read/write memory locations OFF9-OFFF. By modifying the contents of these locations you can specify the initial contents of the CPU registers before your program is executed.

Pointer register P3 is not saved alongside the other registers since it is used to hold the address for returning to the monitor program.

OFF9	P1H
OFFA	P1L
OFFB	P2H
OFFC	P2L
OFFD	A
OFFE	E
OFFF	S

Fig. 5.1 Image of CPU Registers in Read/Write Memory.

#### **Inserting Breakpoints**

The instruction:

X'3F (mnemonic XPPC 3).

if encountered in a program will cause an orderly return to the monitor. When control is returned to the monitor in this way the current contents of the SC/MP registers are copied out into the block of read/write memory OFF9-OFFF. Using the monitor 'memory examine' function you can then inspect this image of the registers and find out what they contained when the X'3F instruction was encountered.

#### Single-Step

The single-step facility allows you to step through a program being debugged, executing it a single instruction at a time, the next address and op-code being displayed after each step.

Some additional hardware is needed to implement the single-step facility; this is contained in two TTL packages, a 7493A binary counter, and a 7400 quad two-input NAND gate package. The circuit is shown in Fig. 5.1.




Fig. 5.1. Circuitry needed to implement single-step.

Note: the 7493 is also suitable but has a different pin-out.

#### **Operation is as follows:**

With the switch in 'NORMAL' position the monitor behaves as described previously. With the switch in 'SS' position pressing 'GO' will go to the program at the address displayed, but will only cause one instruction to be executed – the display will then show the next

instruction and address. Repeatedly pressing 'GO' will step through the program. In between steps the contents of the user's registers, stored in RAM at OFF9 – OFFF, can be examined or altered using the monitor in the usual way. The switch may be returned to 'NORMAL' at any time; the next time 'GO' is pressed, the program will be executed in the normal way.

The single-step facility will appear to step over XPPC 3 instructions when encountered (X'3F) since they reverse the effect of the interrupt used for single-stepping. The single-step program will also behave strangely when used to step over HALT instructions (X'00), since the HALT flag is used by the single-step program.

#### Offset Calculation

The offset-calculation program is located at 0093 in the monitor, and it saves you the trouble of calculating jump operands.

Suppose we had the following program . . . .

ØFC9	C4ØØ	LOOP:	LDIØ
			•
	•		•
			. 1
			•
	•		·

ØFD4 9CXX

JNZ LOOP

Where XX is to be determined. We use the offset program as follows:

- Put the jump instruction address in (ØFF9, ØFFA), in this case ØFD4.
- 2. Put the destination address in (ØFFB, ØFFC), in this case ØFC9.
- Enter the address ØØ93 and press 'GO'.
- 4. The program will insert the correct value of XX into your program, in this case F3.

#### **Tape Interface Routines**

The tape routines form a simple system for storing programs or data on a tape recorder and then reloading them anywhere in RAM memory. Programs can be relocated if they use suitable addressing modes.

The 'store to tape' program at 0052 converts a program or data to a series of long and short pulses. The 'load from tape' program at 007C reads back pulses in the same format and converts them back to the original binary data.

To convert these pulses to audio-frequency tone-bursts suitable for recording on a tape, and to convert the tone bursts back to pulses, the Science of Cambridge Cassette Interface Module can be used—available separately. This is shown in block form in Fig. 5.2.



TAPE RECORDER:




Fig. 5.2. Block Diagram of Cassette Interface Module.

#### Data Along a Serial Line

The tape interface routines can be used to transmit data or programs along a serial line between two MK14s; see Fig. 5.3.




Fig. 5.3. Two MK14s communicating along a Serial Line.

#### Operation of the tape routines:

#### Writing to tape:

1. Put the number of bytes to be stored in location OFF8.

This will be a hex number not exceeding 256. If one wanted to store seventy bytes one would enter 46.

(NB: to store the full 256 bytes one should enter 00).

- 2. Put the starting address of the program to be stored in OFF9 and OFFA (P1H and P1L).
- **3.** Go to 0052. The program will return to the monitor when the data has been transmitted.

#### Reloading from tape:

- 1. Put the starting address of where the program on tape is to be reloaded in OFF9 and OFFA (P1H and P1L).
- 2. Go to 007C. The program should be stopped with Reset when all the data has been read.

#### **Monitor Subroutines**

There are also routines in the monitor which may be used by one's own programs—for more details see section 10 of the manual.

#### Addresses of Routines in the monitor

Offset calculation	0093
Store to tape	0052
Load from tape	007C
Make 4 digit address	011B
Data to segments	0140
Address to segments	015A
Display and keyboard input	0185

## Basic Principles of the MK14 Essentially the MK14 operates on exactly the same principles as do all

digital computers. The 'brain' of the MK14 is a SC/MP micro-processor, and therefore aspects of the SC/MP will be used to illustrate the following explanation. However the principles involved are equally valid for a huge machine from International Computers down to pocket calculators. Moreover, these principles can be stated quite briefly, and are essentially very simple.


#### 'Stored Program' Principle

The SC/MP CPU (Central Processing Unit) tends to be regarded as the centre-piece because it is the 'clever' component—and so it is. But by itself it can do nothing. The CPU shows its paces when it is given INSTRUCTIONS. It can obey a wide range of different orders and perform many complex digital operations. This sequence of instructions is termed the PROGRAM, and is STORED in the MEMORY element of the system. Since these instructions consist of manipulation and movement if data, in addition to telling the CPU what to do, the stored program contains information values for the CPU to work on, and tells the CPU where to get information, and where to put results.

#### **Three Element System**

By themselves the two fundamental elements CPU and MEMORY can perform wondrous things—all of which would be totally useless, since no information can be input from the outside world and no results can be returned to the user. Consequently a third element has to be incorporated —the INPUT/OUTPUT (I/O) section.





These three areas constitute the HARDWARE of the system, so called because however you may use or apply the MK14, these basic structures remain the same.

#### Independence of Software (stored Program) and Hardware

As with the other hardware, whatever particular instruction sequence is present within the memory at any one time, the basic structure of the memory element itself is unaltered.


It is this factor which gives the MK14 its great versatility: by connecting up its I/O and entering an appropriate program into its memory it can perform any digital function that can be contained within the memory and I/O size.

#### Random Access Memory (RAM)

Further, when the memory in question consists of a read **and write** element (RAM), in contrast to read **only** memory (ROM), this flexibility is enhanced, as program alterations, from minor modifications, to completely different functions, can be made with maximum convenience.

#### Interconnection of Basic Elements

Element inter-connection is standardised as are the elements themselves. Three basic signal paths, ADDRESS BUS (ABUS), DATA BUS (DBUS) and CONTROL BUS, are required.



#### Fig. 6.2 Interconnections of Three Element System

These buses are, of course, multi-line. In the MK14 the Abus = 12 lines, Dbus = 8 lines and Control bus = 3 lines. Expansion of memory or I/O simply requires connection of additional elements to this basic bus structure.

#### MK14 System Operation

Consider the MK14 with power on and the RESET signal applied to the SC/MP. This forces all data inside the CPU to zero and prevents CPU operation.

When the RESET is released the CPU will place the address of the first instruction on the Abus and indicate that an address is present by a signal on the ADDRESS STROBE (NADS) line which is within the control bus. The memory will then respond by placing the first instruction on the Dbus. The CPU accepts this information and signals a READ STROBE (NRDS) via a line within the control bus.

The CPU now examines this instruction which we will define as a nooperation, (instructions are normally referred to by abbreviations called MNEMONICS, the mnemonic for this one is NOP).

In obedience the CPU does nothing for one instruction period and then sends out the address of the second instruction. The memory duly responds with a Load Immediate (LDI). The CPU interprets this to mean that the information in the next position, in sequence, in memory will not be an instruction but an item of data which it must place into its own main register (ACCUMULATOR). so the CPU puts out the next address in sequence, and when the memory responds with data, then obeys the instruction.

The CPU now addresses the next position (LOCATION) in memory and fetches another instruction—store (ST). This will cause the CPU to place the data in the accumulator back on the Dbus and generate a WRITE STROBE (NWDS) via the control bus, (The program's intention here is to set output lines in the I/O element to a pre-determined value).

Before executing the store instruction the CPU addresses the next sequential location in memory, and fetches the data contained in it. The purpose of this data word is to provide addressing information needed, at this point, by the CPU.

So far, consecutive addresses have been generated by the CPU in order to fetch instructions or data from memory. In order to carry out the store

instruction the CPU must generate a different address, with no particular relationship to the instruction address itself, i.e. an address in the I/O region.

The CPU now constructs this address using the aforementioned data word and outputs it to the Abus. The I/O element recognises the address and accepts the data appearing on the Dbus (from the CPU accumulator), when signalled by the writer strobe (NWDS), also from the CPU.

Now the CPU reverts to consecutive addressing and seeks the next instruction from memory. This is an Exchange Accumulator with Extension register (XAE) and causes the CPU to simultaneously move the contents of the accumulator into the extension (E) register, and move the contents of the extension register into the accumulator. The programmer's intention in using this instruction here, could be to preserve a temporary record of the data recently written to the I/O location.

No new data or additional address information is called for, so no second fetch takes place. Instead the CPU proceeds to derive the next instruction in sequence.

For the sake of this illustration we will look at a type of instruction which is essential to the CPU's ability to exhibit intelligence.

This is the jump (JMP) instruction, and causes the CPU to depart from the sequential mode of memory accessing and 'jump' to some other location from which to continue program execution.

The JMP will be back to the first location.

A JMP instruction requires a second data word, known as the DISPLACEMENT to define the distance and direction of the jump. Examining the memory I/O contents map, Fig. 6.3, shows location 0 to be seven places back from the JMP displacement which therefore must have a numerical value equivalent to -7. (Detail elsewhere in this manual will show that this value is not precisely correct, but it is valid as an example).

The instruction fetched after executing the JMP will be the NOP again. In fact the sequence of five instructions will now be reiterated continually. The program has succumbed to a common bug—an endless loop, in which for the time being we will leave it.

#### Fig. 6.3 Map of Memory Location Contents.

LOCATION No.	LOCATION CONTENTS			
0	NOP (instruction)	] ]		
1	LDI (instruction)			
2.	data (for use by LDI)	]		
3	ST (instruction)	MEMORY		
4	address information (for use by ST)	REGION		
5	XAE (instruction)			
6	JMP (instruction)			
7	—7 (displacement for JMP)			
		ן ב 1 א		
Formed by CPU using data in loc. 4	Initially undefined—after 3 becomes same as loc. 2	+ 1/0 REGION		
		1)		

This brief review of a typical sequence of MK14 internal operations has emphasised several major points. All program control and data derives from the memory and I/O. All program execution is performed by the CPU which can generate an address to any location in memory and I/O, and can control data movement to or from memory and I/O.

Some instructions involve a single address cycle and are executed within the CPU entirely. Other instructions involve a second address cycle to fetch an item of data, and sometimes a third address cycle is also needed. For the sake of simplicity this outline has deliberately avoided any detail concerning the nature of the instruction/data, and the mechanics of the system. These subjects are dealt with in greater depth in sections 7 and 9.

### 7 MK14 Language-Binary and Hexadecimal


Discussion of the MK14 in this handbook so far has referred to various categories of data without specifying the physical nature of that data. This approach avoids the necessity of introducing too many possibly unfamiliar concepts at once while explaining other aspects of the workings of the system.

This section, then, gives electrical reality to the abstract forms of information such as address, data, etc., which the computer has to understand and deal with.

**Binary Digit** Computers use the most fundamental unit of information that exists—the binary digit or BIT—the bit is quite irreducible and fundamental. It has two values only, usually referred to as '0' and '1'. Human beings utilise a numbering system possessing ten digits and a vocabulary containing many thousands of words, but the computer depends on the basic bit.

However, the bit is readily convertible into an electrical signal. Five volts is by far the most widely used supply line standard for electronic logic systems. Thus a zero volt (ground) level represents '0', and a positive five volt level represents '1'. Note that the SC/MP CPU follows this convention which is known as positive logic; negative logic convention determines inverse conditions.

**Logic Signal Voltage Limits** For practical purposes margins must be provided on these signal levels to allow for logic device and system tolerances. Fig. 7.1 shows those margins.




**'O's and '1's Terminology** Many of the manipulation rules for 'O's and '1's are rooted in philosophical logic, consequently terms like 'true' and 'false' are often used for logic signals, and a 'truth table' shows all combinations of logic values relating to a particular configuration. The



control engineer may find 'on' and 'off' more appropriate to his application, while an electronic technician will speak of 'high' and 'low', and to a mathematician they can represent literally the numerals one and zero.

**Using Bits in the MK14** The two state signal may appear far too limited for the complex operations of a computer, but consider again the basic three element system and it's communication bus.





The data bus for example comprises eight lines. Using each line separately permits eight conditions to be signalled. However, eight lines possessing two states each, yield  $256(2^{*})$  combinations, and the A bus can yield 4096 combinations.

A group or WORD of eight bits is termed a BYTE

#### The Special 'K'

In computerese K is frequently used as a measure of memory size, or of the amount of memory space taken up by items of software. It is equal to 1024 (which is 2<sup>10</sup>).

64K of memory actually contains over 65,000 locations, and is therefore sometimes termed 65K.

In relation to the SC/MP CPU and the MK14 the SC/MP has the capability to address a 64K (65536) memory, but the MK14 configuration utilises 4K (4096) out of this total. The monitor program occupies  $\frac{1}{2}$ K (512) locations and the basic RAM and optional RAM each consist of  $\frac{1}{4}$ K (256) locations.

**Decoding** In order to tap the information potential implied by the use of combinations, the elements in the MK14 all possess the ability to DECODE bit combinations. Thus when the CPU generates an address, the memory I/O element is able to select one out of 4096 locations. Similarly, when the CPU fetches an instruction from memory it obeys one out of 128 possible orders.

Apart from instructions, depending on context, the CPU treats information on the data bus sometimes as a numerical value, or sometimes simply as an arbitrary bit pattern, thereby further expanding data bus information capacity.

**Bits as Numbers** When grouped into a WORD the humble bit is an excellent medium for expressing numerical quantities. A simple set of rules exist for basic arithmetic operations on binary numbers, which although they lead to statements such as 1 + 1 = 10, or  $2_{10}$  and  $2_{10}$  make  $100_2$ , they can be executed easily by the ALU (Arithmetic and Logic Unit) within the CPU. Note that the subscripts indicate the base of the subscripted numbers.

**Binary Numbers** The table below compares the decimal values 0-15 with the equivalent binary notation.

Decimal	Binary						
0	0000						
1	0001		Most	2		Least	
2	0010		significan			ignifican	
3	0011	c	ligit (MSE	))	d	igit (LSD	)
4	0100					1	
5	0101		1			. ↓	
6	0110	1					
7	0111		8	4	2	1	BINARY
8	1000						
9	1001		1000 <sub>s</sub>	100 <sub>s</sub>	10 <sub>s</sub>	1 <sub>S</sub>	DECIMAL
10	1010			5	-3	3	
11	1011						-
12	1100		Pla	ce values	in binary	and	
13	1101		dec	cimal syst	ems		
14	1110						
15	1111			Fig.	7.3		
				•			

The binary pattern is self evident, and it can also be seen how place value of a binary number compares with that in the decimal system. Expressed in a different way, moving a binary number digit one place to the left doubles its value, while the same operation on a decimal digit multiplies its value by ten.

Binary Addition-requires the implementation of four rules: -

0 + 0 = 0

0 + 1 or 1 + 0 = 1

1 + 1 = 1 with carry (to next higher digit)

1 + 1 + carry (from next lower digit) = 1 with carry (to next higher digit)

Example: - 1110110 + 1010101

> 11001011 111 1


carry indications

#### Addition within the Computer

The working data unit of the SC/MP micro-processor is an eight bit word. The Arithmetic and Logic Unit (ALU) within the SC/MP can form the sum of two eight bit words according to the rules described above. The sum is always deposited in the Accumulator (AC) register following an arithmetic instruction.

Two eight bit numbers may generate a nine bit sum, so a ninth bit is provided. This is referred to as the Carry/Link bit, and is physically located in the leftmost position of the Status register. It has, however, no direct relation with any other part of the Status register which is really an assemblage of independent bits which may be moved as a unit for various purposes. The term 'link' in the bit name refers to a different function which will be explained elsewhere.

When the SC/MP executes an arithmetic instruction the initial condition of the Carry/Link bit is treated as a carry into the low order (least significant bit) of the sum. When the instruction is complete the Carry/Link bit assumes the value of the carry out from the most significant, or high order, bit of the sum, refer to Fig. 7.4.



LSB = Least Significant Bit MSB = Most Significant Bit

#### Fig. 7.4. Status register and Inter-action CY/L bit with AC in Add Operations

There are two instructions available which control the CY/L bit apart from arithmetic and shift operations. They are Set Carry/Link (mnemonic = SCL), and Clear Carry/link (mnemonic = CCL) which set the

Carry/Link to '1' and '0' respectively.

#### **Binary Subtraction**

- 0 0 = 0
- 1 1 = 0
- 1 0 = 1

0-1=1 with borrow (from next higher digit)

0-1 -borrow (from next lower digit) = 1 with borrow (from next

higher digit) Examples:—	201	<b>ب</b> ر 00 <i>x</i>	0101	borrow indications
	$-\frac{010}{011}$	<u>001</u> 011	$-\frac{011}{011}$	

#### Subtraction by Addition in the Computer

The logic which would be required to implement the subtraction rules stated previously is not built into the ALU. Instead, subtraction is carried out using the add capability, in conjunction with an ability to form a logical complement. That is, to operate on a binary word such that '1's are changed to '0's, and '0's are changed to '1's.

Consider a four bit binary value. Fig. 7.5. Adding the complement of the value to the value itself will always generate all '1's, the further addition of 1 will generate all '0's, with a carry from the high order bit.

Value Complement	1010 0101 +	
	1111	
	1 + 10000	Fig. 7.5.

#### Two's Complement

If we overlook the carry in the result, the complement of a binary value plus one can be regarded as a negative quantity of equivalent size, and is known as the Two's Complement.

The SC/MP CPU possesses a Complement and Add (mnemonic = CAD) instruction which therefore contributes to a subtract function. By utilising the property of CY/L bit as defined earlier, the requisite additional one can be provided.

If the program ensures that the CY/L bit is initially set, the CAD instruction will automatically generate a correct result.

A further difficulty remains. What is to be done when the net result of a subtraction is negative? The four bit word in the example offers no indication of sign. The answer rests with the CY bit. Fig. 7.6 shows that when the result is positive or zero the CY will be set, and when it is negative the CY will be clear.

a) 1010—1011	b) 1010-1011	c) 1010-1001
1010	1010	1010
+ <u>0101</u>	+ <u>0100</u>	+ <u>0110</u>
1111	1110	1 0000
+ 1	+ 1	0001
1 0000	01111	1 0001

#### Fig. 7.6 Subtraction Operations and State of the Carry

The behaviour of the CY bit lends itself equally conveniently to multiple precision subtraction, where it takes on the character of a borrow. Since a negative result is accompanied by a clear CY bit, a following CAD will yield a result smaller by one, thus implementing a borrow.

The principle remains valid when a subtraction is made from a negative value-the result is also a two's complement negative number.

#### **Multiple Precision Arithmetic**

This rather grandiose phrase simply means performing arithmetic on words larger than the CPU accumulator. An operation which is made easy by the dual function of the CY/L bit, ie the ability to represent the carry in, before an add instruction and the carry out, subsequently.

Clearly providing the programmer arranges for arithmetic operations on large words to commence with the lowest order eight bit word or byte, all carries arising between bytes will be correctly propagated.

Equally clearly, the programmer must ensure that the CY/L is initially in the appropriate state by use of the SCL or CCL instructions.

#### Hexadecimal Numbers

The "O's" and "1's" which make up binary words are unwieldy and long-winded to handle. Hexadecimal notation is a convenient means of compacting these binary words and is used widely in the context of microprocessor and digital systems in general.





Each group of four bits in a binary word is reduced to a single digit. Since there are sixteen combinations of four bits, sixteen characters are used; the ten decimal numerals and six alphabetic characters.

BINARY	HEXADECIMAL
0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9
1010	А
1011	В
1100	С
1101	D
1110	E
1111	F

Fig. 7.7 lists hexadecimal characters against the equivalent binary codes. To identify a hexadecimal value when written, the convention ''X'' is used as a prefix.

In some of the applications programs the alternative convention of prefixing the number with a zero is used; e.g. 07F (= X'7F). Two examples of hexadecimal usage taken from the MK14 monitor

program listing are given in Fig. 7.8.

i) X'018B Hexadecimal location address

0000 0001 1000 1101 Location address in binary

- 395 Location address in decimal derived from  $1(16 \times 16) + 8(16) + 11$
- ii) X'35 Hexadecimal location contents

0011 0101 Location contents in binary XPAH 1 Equivalent instruction mnemonic

#### Fig. 7.8 Examples of the Hex Notation

#### B.C.D. Numbers

Fig. 7.7

Binary Coded Decimal Notation is a means of expressing the ten decimal digits in binary code by directly converting each decimal digit into a four bit binary group. Fig. 7.9 compares decimal and B.C.D.

B.C.D. is really a sub-set of hexadecimal which discards the six highest order binary combinations. This convention is employed so as to retain the digits of a decimal number as separate entities, and to avoid converting the decimal value to pure binary.

The SC/MP CPU can perform an addition of two 2 digit B.C.D. words to generate a correct B.C.D. result. This is the DAD (Decimal add instruction).

An eight bit B.C.D. word can express the decimal values 0-99. The convenience that B.C.D. offers, i.e. that of allowing the programmer to use decimal data within the processor in the same format as the outside world data, has to be offset against the greater capacity  $(0-255_{10})$  of the binary word.

B.C.D.	Decimal
0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9

Fig. 7.9



# 8 Program Notes

At the point the reader is likely to be considering the application programs in Part II and perhaps devising some software of his own. This section examines the manner in which a program is written and set out, the planning and preparation of a program, and some basic techniques. When embarking on a program two main factors should be considered, they are: (i) hardware requirements, (ii) sequence plan. **Hardware Requirements** An assessment should be made of the amount of memory required for the instruction part of the program, and the amount needed for data storage. In a dedicated micro-processor system these will occupy fixed, and read-write memory areas respectively. In the MK14, of course, all parts of the program will reside in read-write memory, simplifying the programmers task considerably, since local pools for data can be set up indiscriminately.

However, even in the MK14 more care must be given to the allocation of memory space for common groups of data and for input/output needs. The SC/MP C.P.U. offers a certain amount of on-chip input/output in terms of three latched flags, two sense inputs, and the serial in/serial out terminals. So the designer must decide if these are more appropriate to his application than the memory mapped I/O available in the RAMIO option.

**Memory Map** A useful aid in this part of the proces<sup>6</sup> is the memory map diagram which gives a spatial representation to the memory and I/O resources the programmer has at his disposal. Fig. 8.1 shows the MK14 memory map including both add-in options

Standard RAM-	RAM	Т
	RAMIO	4
	DISPLAY	v
	RAMIO	a
Optional RAM-	RAM	Т
	RAMIO	s
256	DISPLAY	а
I/O locations 🔶	RAMIO	F
	MONITOR	t
	MONITOR	r
	MONITOR	i
512 locations -	MONITOR	t

The map displays the memory as a column of 4K locations, (in this case each of eight bits), with location zero at the base and addresses ascending upwards.

The reader may be surprised that various sections of memory appear to reside in several areas at once.


For example the monitor is repeated four times in the lower 2K block. Note also that the monitor will only operate correctly if executed in the lowest section, as only this section has the proper relationship to the RAM at the top.

#### Fig. 8.1

These multiple appearances of memory blocks are due to partial address decoding technique employed to minimise decode components. The map readily indicates that a CPU memory pointer (which can permit access to a block of 256 I/O locations) set to  $0900_{16}$  would give the program a stepping stone into the display O/P or the RAMIO facilities.

**Flow Chart** The flow chart provides a graphical representation of the sequence plan. A processor is essentially a sequential machine and the flow chart enforces this discipline. Fig. 8.2 is a very simple example of a program to count 100 pulses appearing at an input. Three symbols are used (i) the **circle** for entry or exit points (ii) the **rectangle** for program operations (iii) the **diamond** for program decisions.

A flow chart should always be prepared when constructing a program. Each block is a convenient summary of what may be quite a large number of instructions. Of particular value is the overview provided of the paths arising from various combinations of branch decisions.





The flow chart can reveal wasteful repetition or logical anomalies, and ensures that like a good story, the program starts at the beginning, progresses through the middle, and comes to a satisfactory end.

#### **Program Listings**

There is a well established convention and format for writing down a program listing which makes it much easier to understand than a list of the hex codes would be.

The application program listings at the end of this manual are given in this symbolic form known as 'assembler listings'.

We will examine a line from the monitor listing to define the various functions of the notation:

а

(a)	(b)	(c)	(d)	(e)	(f) (g)	(h)	
0001	CFFF	INIT:	ST	@	-1(3)	;SO P3 = -1	

- a) Location Counter. The current value of the location counter (program counter in the CPU) is shown wherever it is relevant e.g. when the line contains a program instruction or address label.
- b) Machine Code. The actual code in the memory is shown here. As it is a two byte instruction the first two hexadecimal digits CF are in location 1 and FF is in location 2.
- c) Symbolic Address Label. This is followed by a colon. Entry points to sub-sections of program can be labelled with meaningful abbreviations making the program easier to follow manually e.g. at some other place in the program a JUMP TO 'INIT' might occur. Automatic assemblers create an internal list of labels and calculate the jump distances.

However the MK14 user must do it by hand or with the offsetcalculation program (see Section 5).

- d) Mnemonic ST means STORE. The basic op-code for ST is C8.
- e) The '@' symbol represents auto-indexed addressing; 4 is added to the basic op-code.
- f) Displacement, or disp., in this case 1 or FF, forms the second byte of the instruction. Could alternatively be a symbolic name, in which case its value is calculated during assembly.
- g) Pointer designation; specifies that P3 is to be referenced by this instruction. The pointer number is added to the basic op-code: C8 + 4 + 3 = CF (see d above).
- h) Comment. All text following the semi-colon is explanatory material to explain the purpose of the instruction or part of programme.

#### Assembler conventions

In assembler listings the op-codes are represented by mnemonic names of from 2 to 4 letters, with the operands specified as shown:

LD disp	;PC-relative addressing
LD disp (ptr)	;Indexed addressing
LD @ disp (ptr)	;Auto-indexed addressing

Constants and addresses are also sometimes represented by names of up to six letters; these names stand for the same value throughout the program, and are given that value either in an assignment statement, or by virtue of their appearing as a label to a line in the program. Some conventions used in these listings are shown below:

#### **Directive statements**

Assembler Format	Function
.END (address)	Signifies physical end of source program.
.BYTE exp (,exp)	Generates 8-bit (single-byte) data in successive memory locations.
.DBYTE exp (,exp,)	Generates 1 6-bit (double- byte) data in successive memory locations.

#### Assignment statements

LABEL:	SYMBOL = EXPRESSION	;Symbol is assigned ;value of expression
	. = 20	;Set location counter to 20
TABLE:	. = . + 10	;Reserve 10 locations for table

#### Loading Application Programs

These points will be illustrated with reference to the following short program.

		; LONG DE	LAYS	
		;;;		
0000	00FF	TIME	= . = 0F20	X'FF )
0F20		COUNT:	. = . + 1	
OF21 OF23 OF25 OF27	8FFF A8FC 9CFA 3F	BEGIN:	DLY ILD JNZ XPPC	TIME COUNT BEGIN 3
	0000		.END	

The leftmost column in the assembler listing is the address field; the next field is the data field. Where both a four-digit address and two digits of data are given, as in XPPC 3 above, the data shown should be entered into the memory at the specified address. When a four-digit address and four digits of data are given, as in DLY TIME above, the first two digits of data should be entered at the specified address, and the last two digits of data should be entered at the subsequent address.

There are two cases in the assembler listing where nothing needs to be entered into memory. The first is when only a data field is present, as in the assignment statement TIME = X'FF above. The value in the data field shows the value assigned to the symbol concerned (TIME in this case). The directive .END generates 0000 in the data field and simply specifies the end of the program. The second case is where only the address field is present; there are two examples in the above program. In the assignment statement . = 0F20 the location counter, symbolised by a dot, is set to the value of 0F20; its previous value, zero, is shown in the address field. If a label is attached to such an assignment statement, as in COUNT .= . + 1, the label gets the previous value of the location counter so that COUNT stands for the memory location 0F20 in this program.

#### **BYTE Statements**

In the programs 'Function Generator', 'Music Box', and 'Message' the values specified in the .BYTE directive statements should be loaded into successive memory locations starting at the address shown in the address field for each statement. In the 'Reaction Timer' the .DBYTE statements specify two bytes which should be loaded into the locations starting at the address shown in the address field.



## Architecture and Instruction Set

The SC/MP microprocessor contains seven registers which are accessible to the programmer. The 8-bit accumulator, or AC, is used in all operations. In addition there is an 8-bit extension register, E, which can be used as the second operand in some instructions, as a temporary store, as the displacement for indexed addressing, or in serial input/ output. The 8-bit status register holds an assortment of single-bit flags and inputs:

#### SC/MP Status Register

7 1	6	5	4	. 3	2	. 1	0
CY/L	OV	SB	SA	IE	F2	F1	FO
Flags		Descripti	on		2		
Fo-F2		User assig	gned flags	s O throug	gh 2.		
IE		Interrupt enable, cleared by interrupt.					
S <sub>A</sub> ,S <sub>B</sub>		Read-only sense inputs. If $IE = 1$ , $S_A$ is interrupt input.					
OV		Overflow, set or reset by arithmetic operations.					
CY/L		Carry/Link, set or reset by arithmetic operations or rotate with Link.					

The program counter, or PC, is a 16-bit register which contains the address of the instruction being executed. Finally there are three 16-bit pointer registers, P1, P2, and P3, which are normally used to hold addresses. P3 doubles as an interrupt vector.

#### **Addressing Memory**

All memory addressing is specified relative to the PC or one of the pointer registers. Addressing relative to the pointer registers is called indexed addressing. The basic op-codes given in the tables below are for PC-relative addressing. To get the codes for indexed addressing the number of the pointer should be added to the code. The second byte of the instruction contains a displacement, or disp., which gets added to the value in the PC or pointer register to give the effective address, or EA, for the instruction. This disp. is treated as a signed twos-complement binary number, so that displacements of from  $-128_{10}$  to  $+127_{10}$  can be obtained. Thus PC-relative addressing provides access to locations within about 128 bytes of the instruction; with indexed addressing any location in memory can be addressed.

#### Instruction Set

7	3 2	10	7 0
Ор	m	ptr	disp

Memory Reference

byte 1

byte 2

Mnemonic	Description	Operation	Op Code Base
LD	Load	(AC)←(EA)	C000
ST	Store	(EA)←(AC)	C800
AND	AND	(AC)←(AC) A (EA)	D000
OR	OR	(AC)←(AC) V (EA)	D800
XOR	Exclusive-OR	(AC)←(AC) V (EA)	E000
DAD	Decimal Add	(AC) ← (AC) <sub>10</sub> + (EA) <sub>10</sub> + (CY/L);(CY/L)	E800
ADD	Add	(AC) ← (AC) + (EA) + (CY/L);(CY/L),(OV)	F000
CAD	Complement and Add	(AC) ← (AC) + ¬ (EA) + (CY/L);(CY/L),(OV)	F800

#### **Base Code Modifier**

Op Code = Base + m + ptr + disp

Address Model m		ptr disp		Effective Address		
PC-relative	0000	0000	00xx	EA = (PC) + disp		
Indexed	0000	0100 0200 0300	00xx	EA = (ptr) + disp		
Auto-indexed	0400	0100 0200 0300	00xx	If disp $\geq$ 0, EA = (ptr) If disp $\leq$ 0,EA = (ptr) + disp		


xx = -128 to +127

Note: If disp = -128, then (E) is substituted for disp in calculating EA.

The operands for the memory reference instructions are the AC and a memory address.

With these eight instructions the auto-indexed mode of addressing is available; the code is obtained by adding 4 to the code for indexed addressing. If the displacement is positive it is added to the contents of the specified pointer register **after** the contents of the effective address have been fetched or stored. If the displacement is negative it is added to the contents of the pointer register **before** the operation is carried out. This asymmetry makes it possible to implement up to three stacks in memory; values can be pushed onto the stacks or pulled from them with single auto-indexed instructions. Auto-indexed instructions can also be used to add constants to the pointer registers where 16-bit counters are needed.

A special variant of indexed or auto-indexed addressing is provided when the displacement is specified as X'80. In this case it is the contents of the extension register which are added to the specified pointer register to give the effective address. The extension register can thus be used simultaneously as a counter and as an offset to index a table in memory. For binary addition the 'add' instruction should be preceded by an instruction to clear the CY/L. For binary subtraction the 'complement' and add' instruction is used, having first **set** the CY/L. Binary-coded-decimal arithmetic is automatically handled by the 'decimal add' instruction.



#### Immediate

Mnemonic	Description	opolation	Op Code Base
LDI ANI ORI XRI DAI ADI CAI	Load Immediate AND Immediate OR Immediate Exclusive-OR Immediate Decimal Add Immediate Add Immediate Complement and Add Immediate	$(AC) \leftarrow data$ $(AC) \leftarrow (AC) A data$ $(AC) \leftarrow (AC) V data$ $(AC) \leftarrow (AC) V data$ $(AC) \leftarrow (AC) V data + (CY/L); (CY/L)$ $(AC) \leftarrow (AC) + data + (CY/L); (CY/L), (OV)$ $(AC) \leftarrow (AC) + \wedge data + (CY/L); (CY/L), (OV)$	C400 D400 DC00 E400 EC00 F400 Fc00

the immediate instructions specify the actual data for the operation in

Base Code Modifier

Op Code = Base + data

7				0
	(	D	С	

**Extension Register** 

the second byte of the instruction.

Mnemonic	Description	Operation	Op Code
LDE XAE ANE ORE XRE DAE ADE CAE	Load AC from Extension Exchange AC and Ext. AND Extension OR Extension Exclusive-OR Extension Decimal Add Extension Add Extension Complement and Add Extension	$(AC) \leftarrow (E)$ $(AC) \leftarrow (E)$ $(AC) \leftarrow (AC) A (E)$ $(AC) \leftarrow (AC) V (E)$ $(AC) \leftarrow (AC) V (E)$ $(AC) \leftarrow (AC) + (E) + (CY/L), (CY/L)$ $(AC) \leftarrow (AC) + (E) + (CY/L); (CY/L), (OV)$ $(AC) \leftarrow (AC) + \sim (E) + (CY/L);$ (CY/L), (OV)	40 01 50 58 60 68 70 78

The extension register can replace the memory address as one operand in the above two-operand instructions. The extension register can be loaded by means of the XAE instruction.

72	2 10	70	
Ор	ptr	disp	
byte	e 1	byte 2	

Description	Operation	Op Code Base
Increment and Load Decrement and Load	Note: The processor retains control of the input/output bus between the	A800 B800
	Increment and Load	Increment and Load (AC), (EA)←(EA) + 1 Decrement and Load (AC), (EA)←(EA) - 1 Note: The processor retains control

Base Code Modifier	
--------------------	--

Op Code = Base + ptr + disp

**Memory Increment/Decrement** 

ptr	disp	Effective Address	
0100 0200 0300	00xx	EA = (ptr) + disp	
	 =	to +127	

The 'decrement and load' instruction decrements the contents of the memory location specified by the second byte, leaving the result in the accumulator. This provides a neat way of performing a set of instructions several times. For example:

_	D		9 COUNT		
		•			

LOOP:

DLD	COUNT
JNZ	LOOP

will execute the instructions within the loop 9 times before continuing. Both this and the similar 'increment and load' instruction leave the CY/L unchanged so that multibyte arithmetic or shifts can be performed with a single loop.

Tra	nsfer		· .		p byte	2 10 7 ptr disp 1 byte	
	Mnemoniç	Des	scription		Ор	eration	Op Code Base
	JMP JP JZ JNZ	Jur	np np if Positi <sup>,</sup> np if Zero np if Not Z		f (	C)←EA (AC)≽O, (PC)←EA AC) = O, (PC)←EA AC) ≠ O, (PC)←EA	9800
	Base Code M	Modi	fier				
	Op Code = E Address Mo		+ ptr + dis ptr	p   dis	p	Effective Addre	SS
	PC-relative		0000	00	xx	EA = (PC) + displayed	<u> </u>
	Indexed		0100 0200 0300	00	xx _	EA = (ptr) + disp	0
		e e		xx =	: '	128 to + 127	

Transfer of control is provided by the jump instructions which, as with memory addressing, are either PC-relative or relative to one of the pointer registers. Three conditional jumps provide a way of testing the value of the accumulator. 'Jump if positive' gives a jump if the top bit of the AC is zero. The CY/L can be tested with:

CSA ;Copy status to AC JP NOCYL ;CY/L is top of bit status which gives a jump if the CY/L bit is clear.

#### Pointer Register Move

Mnemonic	Descripton	operation	Op Code Base
XPAL XPAH XPPC	Exchange Pointer Low Exchange Pointer High Exchange Pointer with PC	(AC) + (PTR15:8)	30 34 3C
Base Code M	Modifier		
Op Code = E	Base + ptr		

Op

The XPAL and XPAH instructions are used to set up the pointer registers, or to test their contents. For example, to set up P3 to contain X'1234 the following instructions are used:

LDI X'12 XPAH 3 LDI X'34 XPAL 3

The XPPC instruction is used for transfer of control when the point of transfer must be saved, such as in a subroutine call. The instruction exchanges the specified pointer register with the program counter, causing a jump. The value of the program counter is thus saved in the register, and a second XPPC will return control to the calling point. For example, if after the sequence above an XPPC 3 was executed the next instruction executed would be the one at X'1235. Note that this is one beyond the address that was in P3 since the PC is incremented before each instruction. P3 is used by the MK14 monitor to transfer control to the user's program, and an XPPC 3 in the user's program can therefore be used to get back to the monitor provided that P3 has not been altered.

#### Shift Rotate Serial I/O

1							0
-	-	-	7		-	-	
			U	p			
			_	-		_	

01 7

01

Mnemonic	Description	Operation	Op Code
SIO	Serial Input/Output	$ \begin{array}{l} (E_i) \rightarrow (E_{i-1}), \ SIN \rightarrow (E_7), \ (E_0) \rightarrow SOUT \\ (AC_i) \rightarrow (AC_{i-1}), \ O \rightarrow (AC_7) \\ (AC_i) \rightarrow (AC_{i-1}), \ CY/L) \rightarrow (AC_7) \\ (AC_i) \rightarrow (AC_{i-1}), \ (AC_0) \rightarrow (AC_7) \\ (AC_i) \rightarrow (AC_{i-1}), \ (AC_0) \rightarrow (CY/L) \rightarrow (AC_7) \end{array} $	19
SR	Shift Right		1C
SRL	Shift Right with Link		1D
RR	Rotate Right		1E
RRL	Rotate Right with Link		1F

The SIO instruction simultaneously shifts the SIN input into the top bit of the extension register, the bottom bit of the extension register going to the SOUT output; it can therefore form the basis of a simple program to transfer data along a two-way serial line. The shift and rotate with link make possible multibyte shifts or rotates.

Double Byte Miscellaneous		Op Disp byte byte 2		
Mnemonic Description		Operation	Op Code Base	
DLY	Delay	count AC to $-1$ , delay = $13 + 2(AC) + 2 disp + 2^9 disp microcycles$	8F00	
Base Code N	Modifier	(= 13 + 2(AC) + 514 DIS	Pucs.)	
Op Code = E	Base + disp		· · · · ·	

The delay instruction gives a delay of from 13 to 131593 microcycles which can be specified in steps of 2 microcycles by the contents of the AC and the second byte of the instruction.

Ор

춊

Note that the AC will contain X'FF after the instruction.

#### Single-Byte Miscellaneous

Mnemonic	Description	Operation	Op Code
HALT CCL SCL DINT IEN CSA CAS NOP	Halt Clear Carry/Link Set Carry/Link Disabled Interrupt Enable Interrupt Copy Status to AC Copy AC to Status No Operation	Pulse H-flag $(CY/L) \leftarrow O$ $(CY/L) \leftarrow 1$ $(IE) \leftarrow O$ $(IE) \leftarrow 1$ $(AC) \leftarrow (SR)$ $(SR) \leftarrow (AC)$ $(PC) \leftarrow (PC) + 1$	00 02 03 04 05 06 07 08

The remaining instructions provide access to the status register, and to the IE and CY/L bits therein. The HALT instruction will act as a NOP in the MK14 kit unless extra logic is added to detect the H-flag at NADS time, in which case it could be used as an extra output. It is used in this way in the single-step circuit; see Section 5.

#### Mnemonic Index of Instructions

Mnemonic	Opcode	Read Cycles	Write Cycles	Total Microcycles
ADD ADE ADI AND AND AND AND AND CAD CAE CAI CAS CCI CSA DAD DAE DAI DINT DLD DLY HALT IEN ILD JMP JNZ JP JZ LD LDE LDI NOP OR ORE ORI RR RRL SCL SIO SR SRL ST XAE XOR XPAL XPPC XRE XRI	F0 70 F4 D0 50 D4 F8 78 FC 07 02 06 E8 68 EC 04 B8 FC 07 02 06 E8 68 EC 04 B8 FC 05 A8 90 94 98 C0 40 C4 08 B8 FC 05 A8 90 92 94 98 C0 40 C4 B8 FC 05 A8 FC 05 FC FC 05 FC 0 FC 0	$\begin{array}{c} 3\\ 1\\ 2\\ 3\\ 1\\ 2\\ 3\\ 1\\ 2\\ 1\\ 1\\ 1\\ 3\\ 2\\ 2\\ 2\\ 2\\ 2\\ 3\\ 1\\ 2\\ 1\\ 3\\ 1\\ 1\\ 1\\ 1\\ 1\\ 2\\ 1\\ 3\\ 1\\ 1\\ 1\\ 2\\ 1\\ 3\\ 1\\ 1\\ 1\\ 2\\ 1\\ 3\\ 1\\ 1\\ 1\\ 2\\ 1\\ 3\\ 1\\ 1\\ 1\\ 2\\ 1\\ 3\\ 1\\ 2\\ 1\\ 3\\ 1\\ 2\\ 1\\ 3\\ 1\\ 2\\ 1\\ 3\\ 1\\ 2\\ 1\\ 3\\ 1\\ 2\\ 1\\ 3\\ 1\\ 2\\ 1\\ 3\\ 1\\ 2\\ 1\\ 3\\ 1\\ 2\\ 1\\ 3\\ 1\\ 2\\ 1\\ 3\\ 1\\ 2\\ 1\\ 3\\ 1\\ 2\\ 1\\ 3\\ 1\\ 1\\ 1\\ 1\\ 1\\ 2\\ 1\\ 3\\ 1\\ 1\\ 1\\ 1\\ 1\\ 2\\ 1\\ 3\\ 1\\ 1\\ 1\\ 1\\ 1\\ 2\\ 1\\ 3\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\$	$ \begin{array}{c} 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ $	19 7 11 18 6 10 20 8 12 6 5 23 11 15 6 22 13-131593 8 6 22 11 9, 11 for Jump 9, 11 for Jump 9, 11 for Jump 9, 11 for Jump 9, 11 for Jump 18 6 10 5 5 5 5 5 5 5 5 5 5 5 5 5

# Writing a Program

This section describes the operations involved in designing a program to perform a specific task, and it is hoped that this will provide some guidelines for user wishing to write their own programs. The task chosen is the conversion of numbers from decimal to hexadecimal notation; the result is to be displayed as each digit is entered. For example, to convert 127:


Entered:	Displayed:
'TERM'	0000
'1'	0001 (+1)
'2'	000C (+12)
'7'	007F (+127)

To convert negative numbers to signed twos-complement hexadecimal notation the 'MEM' key will be used as a minus prefix. For example, to convert -127:

Entered:	Displayed:
'MEM'	0000 (-0)
'1'	FFFF (-1)
'2'	FFF4 (-12)
'7'	FF81 (-127)

The procedure is for each new digit entered to multiply the previous total by ten and then add in the value of the new digit. The total will be stored in two memory locations, one for the high-order 8 bits and the other for the low-order 8 bits; with a 16-bit total decimal numbers between +32767 and -32768 can be converted, these numbers being X'7FFF and X'8000 respectively in hexadecimal. For simplicity we will use repeated addition instead of multiplying, adding the previous total to the value of the digit key pressed ten times, and then storing the result back into the running total which will be displayed. A complete flowchart of the program is given in Fig. 10.1.





Consider first the part of the program to perform the two-byte addition of the previous total to the new total. Suppose that the high- and low-order bytes of the previous total are referred to as ADH and ADL, and that the corresponding bytes of the new total are TEMPH and TEMPL. Then the program might be:

#### ; TWO BYTE ADDITION

0000 0F20 0F21 0F22 0F23		; ADH ADH: ADL: TEMPH: TEMPL:	. = OF20 . = . + 1 . = . + 1 . = . + 1 . = . + 1	)	
OF24 OF26 OF27	COFE 02 FOF9	, ADD2:	LD CCL ADD	TEMPL ADL	
OF29 OF2B	C8F9 COF6		ST LD	TEMPL TEMPH	
0F2D	FOF2		ADD	ADH	; WITH CARRY
0F2F 0F31	C8F2 3F		ST XPPC	TEMPH 3	; RETURN TO
			18 A 445		; MONITOR

The addresses of the four memory locations are specified to the load, add, and store instructions using 'program-counter relative' addressing; the second word of the instruction is treated as a displacement to be interpreted as a twos-complement number and added to the value of the program counter to give the effective address for the operation. Thus the ''LD TEMPL'' and ''ST TEMPL'' instructions both address the location TEMPL because X'OF25 + X'FE = X'OF23, and X'OF2A + X'F9 = X'OF23. Only locations within + 127 to - 128 of the instruction can be addressed using PC-relative addressing, so if the variables needed by a program are to be further away then this it is necessary to use 'indexed addressing'. In this mode of addressing one of the three pointer registers, P1, P2, or P3, is used as a pointer to the variables, and their addresses are specified as displacements from the contents of the pointer register.

To illustrate indexed addressing, assume that P2 has been set up to contain X'OFOO (the start of the RAM); the two-byte addition could then be written:

	ADDRESS	SING		DEXED
	; P2 POINT	STORAN		
0020	ADH	i = 1000	X'20	
0021	ADL	=	X'21	
0022	TEMPH	=	X'22	
0023	TEMPL	=	X'23	
		.=0F24	1	
C223	ADD2:	LD	TEMPL(2)	
02		CCL		
F221		ADD	ADL (2)	
CA23		ST	TEMPL(2)	
C222		LD	TEMPH (2)	
F220		ADD	ADH (2)	; WITH CARRY
CA22		ST	TEMPH (2)	
3F		XPPC	3	; RETURN TO ; MONITOR
	0021 0022 0023 C223 02 F221 CA23 C222 F220 CA22	ADDRESS ; P2 POINT 0020 ADH 0021 ADL 0022 TEMPH 0023 TEMPL ; C223 ADD2: 02 F221 CA23 C222 F220 CA22	ADDRESSING ; P2 POINTS TO RAM 0020 ADH = 0021 ADL = 0022 TEMPH = 0023 TEMPL = ; .=0F24 C223 ADD2: LD 02 CCL F221 ADD CA23 ST C222 LD F220 ADD CA22 ST	; P2 POINTS TO RAM 0020 ADH = X'20 0021 ADL = X'21 0022 TEMPH = X'22 0023 TEMPL = X'23 ; .=0F24 C223 ADD2: LD TEMPL (2) 02 CCL F221 ADD ADL (2) CA23 ST TEMPL (2) C222 LD TEMPH (2) F220 ADD ADH (2) CA22 ST TEMPH (2)

In this case the four memory locations are specified as offsets from X'0F00 rather than as actual addresses. This is essentially the method used in the final program, except that to save space the extension register is used instead of TEMPH to hold the high-order byte of the new total; this involves changing the ''LD TEMPH(2)'' and ''ST TEMPH(2)'' by ''LDE'' and ''XAE'' respectively.

It takes four instructions to set up a pointer register with a specific value; for example, to set P2 to X'OFOO the following instructions are needed:

C40F	LDI	X'0F
36	XPAH	2
C400	LDI	X'00
32	XPAL	2

Alternatively the monitor program can be used to set the pointer registers as follows. When the monitor is entered by executing an "XPPC 3" instruction at the end of a program it saves the contents of the registers in the top 7 bytes of RAM before using the registers itself.

Similarly, before executing one's own program following the 'GO' command from the keyboard it first loads the registers with the values from these locations. The locations are assigned as follows:

Address:	Stored there	
OFF9	P1H	High-order byte of P1
OFFA	P1L	Low-order byte of P1
OFFB	P2H	High-order byte of P2
OFFC	P2L	Low order byte of P2
OFFD	A	Accumulator
OFFE	E	Extension register
OFFF	S	Status register

By modifying the contents of these locations before executing a program one can determine what the initial contents of the registers will be. Thus to set up P2 with X'OFOO one stores X'OF at X'OFFB and X'OO at X'OFFC. Pointer P3 is not saved in memory along with the other registers because this contains the return address to the monitor, and if P3 is altered by one's own program it will not be possible to return to the monitor with an "XPPC 3" instruction. Note that pressing 'RESET' zeroes the location X'OFF9-X'OFFF.

#### Iterative loops

To perform the multiplication by ten one method would be to repeat the instructions for the two-byte addition of ADH, ADL to TEMPH, TEMPL a further nine times. This uses up rather a lot of memory; a better way is to iterate around the same instructions, using a counter to determine when ten iterations have been completed. The program thus becomes: : ADD 10 × ADH, ADL TO TEMPH, TEMPL

P2 POINTS TO RAM

0020	ADH	=	X'20
0021	ADL	=	X'21
0022	TEMPH	=	X'22
0023	TEMPL	=	X'23

001F C

		:			
0000		,	=0F24		
0F24	C40A	MUL10:	LDI	10	
0F26	CA1F		ST	COUNT (2)	
0F28	C223	ADD2:	LD	TEMPL(2)	
OF2A	02		CCL		
OF2B	F221		ADD	ADL (2)	
0F2D	CA23		ST	TEMPL(2)	
OF2F	C222		LD	TEMPH (2)	
0F31	F220		ADD	ADH (2)	; WITH CARRY
0F33	CA22		ST	TEMPH (2)	
0F35	BA1F		DLD	COUNT (2)	
0F37	9CEF		JNZ	ADD 2	; MORE ITERATIONS
					TO DO
0F39	3F		XPPC	3	; ELSE RETURN

X'1F

Again P2 is assumed to contain X'0F00 before this is executed. Now all we have still to do is to start by loading TEMPH, TEMPL with the value of the key pressed, and afterwards to store TEMPH, TEMPL back into ADH, ADL and display this result as four hexadecimal digits.

#### The Display Interface

The keyboard and display are addressed by the microprocessor just like a row of eight consecutive memory locations, X'ODO0 to X'ODO7; X'ODO0 controls the rightmost digit and X'ODO7 the leftmost digit. To illuminate a digit a binary code is stored at the address corresponding to that digit; each of the lower seven bits controls one of the segments of the display digit, the lowest bit controlling the 'a' segment up to bit 6 controlling the 'g' segment. Thus any combination of the segments of any digit may be illuminated, making it possible to generate some of the letters of the alphabet as well as the hex digits. Only one display digit is lit up at any one time, so to generate the appearance of a static display of eight digits the eight display addresses must be repeatedly written to with the required eight segment codes. The following simple program demonstrates how the display may be driven directly; pointer P1 is set up to point to the display.


#### ; DISPLAY DEMONSTRATION ;P1 POINTS TO DISPLAY

		1			
0000			=0F20		
0F20	8F80	DEMO;	DLY	×'80	; DETERMINES ; SPEED
0F22	A802		ILD	STORE + 1	
0F24	C900	STORE:	ST	X'00(1)	
<b>OF26</b>	90F8		JMP	DEMO	; LOOP FOREVER
<b>OF28</b>			. = 0FF9	eneur in the	
OFF9	0D00		.DBYTE	X'0D00	; SO MONITOR
					; SETS P1

This program changes the displacement at X'OF25 to select a different display digit and to determine the character generated. The applications programs which generate a changing display write directly to the display addresses in a similar way; see for example: 'Duck Shoot', p. 72 'Digital

#### Alarm Clock', p. 55, and 'Message', p. 84.

To display the total in the decimal-to-hex program we would first need to generate the four segment codes corresponding to the four hexadecimal digits to be displayed, and then write them repeatedly to the display addresses to give the display. Fortunately there is a routine in the monitor which will perform this task, and as a bonus it will wait until a key is pressed and then return with its value. The flowchart in Fig. 10.2 indicates what the routine does and this depends on the stage at which it is entered.



The RAM addresses given in the flowchart assume that P2 has been set up to contain X'0F00. To call the routine P3 is first set up with the required entry address minus one, and then an "XPPC 3" instruction is executed which exchanges this value with the value in the program counter. The reason for loading one less than the address is that the PC is incremented before the execution of every instruction. As an example, the following program will cause '0123 45' to be displayed:

; DISPLAY HEX NUMBERS USING DISPD ; P2 SET TO POINT TO RAM

000E ADH

X'0E

	0000	ADL	=	X'OC	
	000D	WORD	=	X'0D	
		,	=0F20		
0F20	C401	DISHEX:	LDI	X'01	
0F22 0F24	CA0E C423		ST LDI	ADH (2) X'23	
0F26			ST	ADL (2)	
0F28			LDI	X'45	
OF2A OF2C	CA0D C401	SHOW:	ST	WORD (2)	
OF2C	37		LDI XPAH	X'01 3	; H(DISPD)
OF2F	C43F		LDI	X'3F	; L(DISPD)—1
0F31	33		XPAL	3	,
0F32	3F		XPPC	3	; JUMP TO DISPD
0F33	90F5		JMP	SHOW	; SUBROUTINE ; COMMAND KEY
0100	0010		51411	011077	; RETURN
0F35	01		XAE		; NUMBER KEY
0F36	90F2			CUOW	; RETURN
0F30	90F2	;	·JMP	SHOW	Ŷ.
0F38		,	= OFFB		
OFFB	0F00		.DBYTE	X'0F00	; SO MONITOR
					; SETS P2

When a key is pressed the point of return distinguishes whether it was a command key or a number key. Command keys (except 'ABORT') return to the instruction after the ''XPPC 3''. Numerical keys return two bytes after that address, leaving room to put in a ''JMP'' to the part of the program that deals with command keys. In the above program ''DISHEX'' the value in the accumulator for command keys, and the value in the E register for number keys, is stored at ''WORD'' so that it will be displayed in the rightmost two digit positions; so, for example, pressing 'MEM' will change the display to '0123 07''.

In the decimal-to-hex program we need to display a two-byte number as four hex digits, so the "DISPA" entry point to the display routine will be used. The only operation remaining is to set a flag if the 'MEM' key has been pressed, indicating that a negative decimal number is to be entered, and if the flag is set to negate the value of each numerical key pressed before repeatedly adding it to the running total. It is convenient to make the value of this "MINUS" flag X'00 for positive numbers and X'FF for negative ones. Then if the key's value is in the accumulator and the value of the "MINUS" flag is in the E register, the sequence: "SCL, XRE, CAE" will negate it if "MINUS" is X'FF and leave it unchanged if "MINUS" is zero. The high-order byte of the key's value must be X'00 if the number is positive and X'FF if it is negative, and at first sight it looks as if the value of "MINUS" would do; but then entering 'MEM', 'O' would set the key's value to X'FF00 which is incorrect (it should be X'0000). Instead we make use of the carry from the previous operation, and "LDI 0, CAD 0" sets the accumulator to the correct value for the key's high-order byte. Since the operand for these two instructions could be anything, not necessarily zero, the sequence "LDE, CAE" would do just as well, irrespective of what the E register contains, and this is used in the final program to save a couple of bytes.

The program is now virtually complete, and the full listing given on page 78 of the applications manual should be recognizable as an amalgamation of the sections that have been discussed above. The program can in fact be used to convert numbers from any base into hexadecimal by changing the multiplication factor at X'OF62 from its present value of X'OA (ten) to the value of the base from which conversion is required.

## ]]<sup>RAM I/O</sup>

A socket is provided on the MK14 to accept the 40 pin RAM I/O device (manufacturers part no. INS8154). This device can be added without any additional modification, and provides the kit user with a further 128 words of RAM and a set of 16 lines which can be utilised as logic inputs in any combination.

These 16 lines are designated Port A (8 lines) and Port B (8 lines) and are available at the edge connector as shown in Fig. 11.1.






Fig. 11.1 RAM I/O Signal Lines

The RAM I/O can be regarded as two completely separate functional entities, one being the memory element and the other the input/output section. The only association between the two is that they share the same package and occupy adjacent areas in the memory I/O space. Fig. 11.2 shows the blocks in the memory map occupied by the RAM I/O, and it can be seen that the one piece of hardware is present in four separate blocks of memory.



The primary advantage for the user, in this, is that program located in basic RAM, or in the extra RAM option, has the same address relationship to the RAM I/O.

Fig. 11.3 shows how memory I/O space within the RAM I/O block is allocated.



#### **RAM Section**

This is utilised in precisely the same manner as any other area of RAM. Input/Output Section

The device incorporates circuitry which affords the user a great deal of flexibility in usage of the 16 input/output lines. Each line can be separately defined as either an input or an output under program control. Each line can be independently either read as an input, or set to logic 'I' or 'O' as an output. These functions are determined by the address value employed.

A further group of usage modes permit handshake logic i.e. a 'data request', 'data ready', 'data receieved', signalling sequence to take place in conjunction with 8 bit parallel data transfers in or out through Port A.

#### **Reset Control**

This input from the RAM I/O is connected in parallel with the CPU poweron and manual reset. When reset is present all port lines are high impedance and the device is inhibited from all operations.

Following reset all port lines are set to input mode, handshake facilities are deselected and all port output latches are set to zero.

#### Input/Output Definition Control

At start-up all 16 lines will be in input mode. To convert a line or lines to the output condition a write operation must be performed by program into the ODA (output definition port A) or ODB locations e.g. writing the value 80 (Hex.) into ODB will cause bit 7 port B to become an output.

#### Single Bit Read

The logic value at an input pin is transferred to the high order bit (bit 7) by performing a read instruction. The remaining bits in the accumulator become zero.

The required bit is selected by addressing the appropriate location (see Figs. 3 & 4).

By executing JP (Jump if Positive) instruction the program can respond to the input signal i.e. the jump does not occur if the I/P is a logic '1' If a bit designated as an output is read the current value of that O/P is detected.

#### Single Bit Load

This is achieved by addressing a write operation to a selected location (see Figs. 11.1 & 11.4). Note that it is not necessary to preset the accumulator to define the written bit value because it is determined by bit 4 of the address.

#### **Eight Bit Parallel Read or Write**

An eight bit value can be read from Port A or B to the accumulator, or the accumulator value can be output to Port A or B. See Figs. 11.3 & 11.4 for the appropriate address locations. Input/output lines must be predefined for the required mode.


#### Port A Handshake Operations

To achieve eight bit data transfers with accompanying handshake via Port A, two lines (6 and 7) from Port B are allocate special functions and must be pre-defined by program as follows:- bit 7-input, bit 6-output. Additionally the INTR signal line is utilised.

Three modes of handshake function are available to be selected under program control. Fig. 11.4 shows values to be written into the three higher order bits of the Mode Definition Register (see Fig. 11.1 for location) for the various modes.







#### Fig. 11.5 Handshake Interconnections and Function

#### INTR Signal


In order to inform the CPU of the state of the data transfer in handshake mode the RAM I/O generates the INTR SIGNAL: This signal will usually be connected to the CPU interrupt input SA.

The INTR signal is activated by writing a logic '1' into B7 and is inhibited by a logic 'O'. Note that although B7 must be defined as an input, in handshake mode the B7 output latch remains available to perform this special function.

#### Strobed Input Mode

A peripheral circuit applies a byte of information to Port A and a low pulse to B7. The pulse causes the data to be latched into the RAM I/O Port A register, and B6 is made high as a signal to the peripheral indicating that the latch is now occupied. At the same time INTR (if enabled) goes high indicating 'data ready' to the CPU.

The CPU responds with a byte read from Port A. The RAM I/O recognises this, and removes INTR and the 'buffer full' signal on B6, informing the peripheral that the latch is available for new data.



#### Fig. 11.6 Signal Timing Relationship - Handshake I/P Mode

#### Strobed Output with Tri-State Control

This mode employs the same signalling and data sequence as does Output Mode above. However the difference lies in that Port A will, in this mode, normally be in Tri-state condition (i.e. no load on peripheral bus), and will only apply data to the bus when demanded by the peripheral by a low acknowledge signal to B7.

#### Applications for Handshake Mode

Handshake facilities afford the greatest advantages when the MK14 is interfaced to an external system which is independent to a greater or lesser degree. Another MK14 would be an example of an completely independent system.

In comparison the simple read or write, bit or byte, modes are useful when the inputs and outputs are direct connections with elements that are subservient to the MK14.

However whenever the external system is independently generating and processing data the basic 'data request', 'data ready', 'data acknowledge', sequence becomes valuable. The RAM I/O first of all relieves the MK14 software of the task of creating the handshake. Secondly it is likely in this kind of situation that the MK14 and external system are operating asynchronously i.e. are not synchronised to a common time source or system protocol. This implies that when one element is ready for a data transfer, the other may be busy with some other task.

Here the buffering ability of the Port A latch eases these time constraints by holding data transmitted by one element until the other is ready to receive.

Therefore, for example, if the CPU, in the position of a receiver, is unable, due to the requirements of the controlling software, in the worst case, to pay attention for 2 millisecs the transmitter would be allowed to send data once every millisecond.

### Part 2

Monitor program listing*	58
Mathematical Multiply Divide Square Root	68
Greatest Common Divisor Electronic	73
Pulse Delay	
Digital Alarm Clock	
Random Noise	
System	77
Decimal to Hex	
Relocator Serial data input*	
Games	84
Moon Landing	
Duck Shoot	
Mastermind	
Silver Dollar Game	05
Silver Dollar Game Music	95
Function Generator Music Box	
Organ	
Miscellaneous	100
Message	
Self-Replicating Program	
Reaction Timer	

Devised and written by: David Johnson—Davies except programs marked thus\*



## Monitor program listing

SCIOS

		TIT	LE SCIC	S			
* * * * *	B	EVELOPED Y D.J.D. APE ROUTI		SCMPKB M ( N.J.T.	IONITOR		
;••	0F00 0D00	DISP	= = M OFF-	OFOO ODOO SET		•••••	
	0002 0003 0004 0005 0006 0007 0008 0009 000A 000B 000C 000D	DH D3 D4 ADLL ADLH ADHL ADHH D9 CNT PUSHED CHAR ADL WORD		0 1 2 3 4 5 6 7 8 9 10 11 12 13		;SEGMENT FOR DIGIT 1 ;SEGMENT FOR DIGIT 2 ;SEGMENT FOR DIGIT 3 ;SEGMENT FOR DIGIT 4 ;SEGMENT FOR DIGIT 5 ;SEGMENT FOR DIGIT 6 ;SEGMENT FOR DIGIT 7 ;SEGMENT FOR DIGIT 8 ;SEGMENT FOR DIGIT 9 ;COUNTER. ;KEY PUSHED. ;CHAR READ. ;MEMORY ADDRESS LOW ;MEMORY WORD.	
	000E 000F 0010 0011	DDTA ROW	= = =	14 15 16 17	a N	;MEMORY ADDRESS HI. ;FIRST FLAG. ;ROW COUNTER. ;FLAG FOR NOW DATA.	•
		RAM POIN	ITERS L	JSED BY SC	CIOS, P3 I	S SAVED ELSEWHERE	
	OFFA OFFB OFFC OFFD OFFE	P1H P1L P2H P2L A E S		OFF9 OFFA OFFB OFFC OFFD OFFE OFFF			

MONITOR OPERATION SUMMARY

INITIALLY IN 'ADDRESS ENTRY' MODE

;TERM

CHANGE TO 'DATA-ENTRY' MODE

:MEM:

INCREMENT MEMORY ADDRESS

;ABORT:

CHANGE TO 'ADDRESS ENTRY' MODE

;GO:

THE REGISTERS ARE LOADED FROM RAM AND PROGRAM IS TRANSFERRED USING XPPC P3. TO GET BACK DO A XPPC P3.

MONITOR LISTING

0000 00 HALT ;ZEROS DISPLAYED ON RESET

0001 CFFF INIT: ST @-1(3); SO P3 = -1

0003 901E

JMP START

0005

DEBUG EXIT RESTORE ENVIRONMENT

GOOUT:

	00001.			
0005	37	XPAH	3	-
0006	C20C	LD	ADL(2)	
0008	33	XPAL	3	
0009	C7FF	LD	<b>@</b> -1(3)	;FIX GO ADDRESS.
000B	COF2	LD	E	;RESTORE REGISTERS.
000D	01	XAE		
000E	COEB	LD	P1L	
0010	31	XPAL	1	
0011	COE7	LD	P1H	
0013	35	XPAH	1	
0014	COE7	LD	P2L	
0016	32	XPAL	2	
0017	COE3	LD	P2H	
0019	36	XPAH	2	
0014	COF4	ID	S	



001C 00 001D 07 001E CODE 0020 08 0021 05 0022 3F	HALT CAS LD NOP IEN XPPC	A : 3
0023 0023 C8D9 0025 40 0026 C8D7 0028 06 0029 C8D5 002B 35 002C C8CC 002E 31 002F C8CA 0031 C40F 0033 36 0034 C8C6 0036 C400 0038 32 0039 C8C2 0038 C701 003D 33 003E CAOC 0040 37 0041 CAOE 0043 C400 0045 CA02 0047 CA03 0049 C401 004B 37	; ENTE START: START: ST LDE ST CSA ST XPAF ST LDI XPAF ST LDI XPAF ST LDI XPAF ST LDI XPAF ST LDI XPAF ST LDI XPAF	P1H 1 P1L H(RAM) ;POINT P2 TO RAM 2 P2H L(RAM) 2 P2L @ 1 (3) ;BUMP P3 FOR RETURN 3 ;SAVE P3 ADL (2) 1 3 ADH (2) 0 D3 (2) D4 (2) 1
004C 004C 906D 004E 004E C20E 0050 90B3 001C 00	ABORT: JMP GONOW: LD JMP	MEM ADH (2) GOOUT
00D5 00D6	; ; COUNT LEN ;	TAPE INTERFACE ROUTINES = $0D5 \notin FF ?$ = $0D6 \# FF 8$ STORE TO TAPE = $0052$
0052 C501 0054 01 0055 C401 0057 CBD5 0059 C401	; TOTAPE NEXT:	

_	( , ( )	)		
005B 07 005C 8F08 005E C3D8 0060 50 0061 9807 0063 8F18 0065 C400 0067 07 0068 9008 006A C400 006C 07 006D 8F18 006F 8F20 0071 C3D8 0073 F3D8 0075 9CE0 0077 BBD8	E (06)(03) ZERO: C (06) (03) D (08) DONE: (04)	JZ ZER DLY 01 LDI 0 CAS JMP D0 LDI 0 CAS DLY 02 LD COU	DNE 18 20 JNT(3) OUNT(3) EXT N(3) DTAPE	
		LOAD	FROM TAPE = 007C	
007C C408 007E CBD8 0080 06 0081 D420 0083 98FE 0085 8F10 0087 19 0088 8F10 008A BBD8 008C 9CF2 008E 40 008F CD07 0091 90E8	LOOP: (xf) (x8) <b>BC</b> &7	ST COU CSA ANI 20 JZ LOO DLY 0 S10 DLY 0	)P 1C 1C 2UNT(3) )OP (1)	
	; (	OFFSET C	CALCULATION = 0093	
0093 0093 C6FE	, OFFSET: LD <b>@</b> ·	-2 (2)	;Subtract 2 from ;destination address	
0095 32 0096 03 0097 FBD8	XPAL SCL CAD	2 OD8(3)	;Put low byte in AC ;Set carry for subtraction ;Subtract low byte of jump	
0099 C901 009B 3F	ST + XPPC		;instruction address ;Put in jump operand ;Return to monitor	
009C 08	NOP			
009D 009D AAOI 009F 9036		ADH(2) DATA		

00A3 00A4 00A6 00A7	C20E 35 C20C 31 C20D C900 9034	MEMDN:	LD XPAH LD XPAL LD ST JMP	ADH(2) 1 ADL(2) 1 WORD(2) (1) DATACK	;PUT WORD IN MEM.
00AF 00B1 00B3	E405 9822 AAOC 9C1E	MEMCK:	XRI JZ XRI JZ ILD JNZ JMP MEM K	06 DATA ADL(2) DATA DTACK EY PUSHED	;CHECK FOR GO. ; GONOW ;CHECK FOR TERM. ;CHECK IF DONE. ;UPDATE ADDRESS LOW.
00BB 00BD 00BF 00C1	CA11	MEML:	LDI ST ST	-1 NEXT(2) DDTA(2)	;SET FIRST FLAG. ;SET FLAG FOR ADDRESS NOW.
00C1 00C3 00C4 00C6 00C7	35 C20C 31 C100		LD XPAH LD XPAL LD	ADH(2) 1 ADL(2) 1 (1)	;SET P1 FOR MEM ADDRESS.
00C9 00CB 00CD 00CE	C43F 33		ST LDI XPAL XPPC		;SAVE MEM DATA. ;FIX DATA SEG.
00CF 00D1 00D3	90DC C41A 33		JMP LDI XPAL	MEMCK L(ADR)-1 3	;GO TO DISPD SET SEG FOR DATA. ;COMMAND RETURN. ;MAKE ADDRESS.
00D4 00D5 00D7		DATA:	XPPC JMP	3 MEML	;GET NEXT CHAR.
00D7 00D9	CAOF		LDI ST	-1 DDTA(2)	;SET FIRST FLAG.
00DB 00DD 00DE 00E0	35		LD XPAH LD XPAL	ADH(2) 1 ADL(2) 1	SET P1 TO MEMORY ADDRESS
	C100 CAOD	DATACK	LD ST	(1) WORD(2)	;READ DATA WORD. ;SAVE FOR DISPLAY.
00E5		DATAL:	.PAGE		
00E5 00E7	C43F 33		XPAL	3	;FIX DATA SEG.
00E8	3F		XPPC	3	;FIX DATA SEG-GO TO DISPD.

OOEB	90C2 C404		JMP LDI	MEMCK	;CHAR RETURN. ;SET COUNTER FOR NUMBER OF SHIFTS.
OOEF	CA09 AA0F 9C06		ST ILD JNZ	CNT(2) DDTA(2) DNFST	;CHECK IF FIRST.
00F3	C400		LDI	0	;ZERO WORD IF FIRST.
00F5 00F7 00F9		DNFST:	ST ST	WORD(2) NEXT(2)	;SET FLAG FOR ADDRESS DONE.
00F9 00FA 00FC	C20D		CCL LD ADD ST	WORD(2) WORD(2) WORD(2)	;SHIFT LEFT.
0100	BA09		DLD	CNT(2)	;CHECK FOR 4 SHIFTS.
0102 0104 0106	C20D		JNZ LD ORE	DNFST WORD(2)	;ADD NEW DATA.
0107			ST JMP	WORD(2) /MEMDN	
		;	SEGM	ENT ASSIGN	IMENTS
	0001 0002 0004 0008 0010 0020 0040	SB SC SD SE SF		1 2 4 8 16 32 64	
		:-	'HEX I	NUMBER TO	SEVEN SEGMENT TABLE'
	010C 010D 010E 010F 0110 0111 0112 0113 0114 0115 0116 0117 0118 0119	3F (&) 06 (1,) 5B (2) 4F (3)	ROM:	.BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE	SA + SB + SC + SD + SE + SF SB + SC SA + SB + SD + SE + SG SA + SB + SC + SD + SG SB + SC + SD + SF + SG SA + SC + SD + SF + SG SA + SB + SC + SD + SE + SF + SG SA + SB + SC + SD + SE + SF + SG SA + SB + SC + SE + SF + SG SA + SB + SC + SE + SF + SG SA + SD + SE + SF + SG SA + SE + SF + SG SA + SE + SF + SG
	011B	Δ	DR:	.PAGE 'MA	AKE 4 DIGIT ADDRESS'
		;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;		ADD NEW	DRESS LEFT ONE DIGIT THEN LOW HEX DIGIT. IN E REGISTER. S TO RAM.



011B C404 011D CA09 011F AA0F 0121 9C06 0123 C400 0125 CA0E 0127 CA0C 0129 02 0124 C20C 012C F20C 012C F20C 0132 F20E 0134 CA0E 0136 BA09 0138 9CEF 013A C20C 013C 58 013D CA0C 013F 3F	NOTFST:	LDI ST ILD JNZ LDI ST ST CCL LD ADD ST LD ADD ST DLD JNZ LD ORE ST XPPC .PAGE	4 CNT(2) DDTA(2) NOTFST 0 ADH(2) ADL(2) ADL(2) ADL(2) ADH(2) ADH(2) ADH(2) CNT(2) NOTFST ADL(2) 3 'DATA TO.5	;SET NUMBER OF SHIFTS. ;CHECK IF FIRST. ;JMP IF NO. ;ZERO ADDRESS. ;CLEAR LINK. ;SHIFT ADDRESS LEFT 4 TIMES. ;SAVE IT. ;NOW SHIFT HIGH. ;CHECK IF SHIFTED 4 TIMES. ;JMP IF NOT DONE. ;NOW ADD NEW NUMBER. ;NUMBER IS NOW UP DATED.
		CONV	ERT HEX DA	TA TO SEGMENTS.
	, , ,	P2 P0	INTS TO RAI	
0140 0140 C401 0142 35 0143 C40B 0145 31 0146 C20D 0148 D40F	DISPD:	LDI XPAH LDI XPAL LD V ANI	H(CROM) 1 L(CROM) 1 VORD(2) OF	;SET ADDRESS OF TABLE. ;GET MEMORY WORD.
014A 01 014B C180 014D CA00 014F C20D 0151 1C 0152 1C 0153 1C 0154 1C		XAE LD ST LD SR SR SR SR SR	-128(1) DL(2) WORD(2)	;GET SEGMENT DISP. ;SAVE AT DATA LOW. ;FIX HI. ;SHIFT HI TO LOW.
0155 01 0156 C180 0158 CA01	.PAGE	XAE LD ST ADDF	-128(1) DH(2) RESS TO SEC	;GET SEGMENTS. ;SAVE IN DATA HI. GMENTS

CONVERT HEX ADDRESS TO SEGMENTS. P2 POINTS TO RAM.

DROPS THRU TO KEYBOARD AND DISPLAY.

HANG	015A		DISPA:			
	015A 015B 015D 015E 0160	03 C401 35 C40B 31		SCL LDI XPAH LDI XPAL	H(CROM) 1 L(CROM) 1	;SET ADDRESS OF TABLE.
Ry CGR2 FIRST!	0161 0161 0163 0165	C20C D40F 01	LOOPD:	LD ANI XAE	ADL(2) OF	;GET ADDRESS.
	0166 0168 016A	C180		LD ST LD	-128(1) ADLL(2) ADL(2)	;GET SEGMENTS. ;SAVE SEG OF ADR LL.
	016C 016D 016E	1C 1C 1C		SR SR SR		;SHIFT HI DIGIT TO LOW.
	016F 0170	1C 01		SR XAE		
	0171 0173	C180 CA05		LD ST	-128(1) ADLH(2)	;GET SEGMENTS.
	0175 0176 0178	06 D480 9809		CSA ANI JZ	080 DONE	;CHECK IF DONE.
	017A	02 C400		CCL LDI	0	;CLEAR FLAG.
	017D 017F 0181	CA03 C602 90DE		ST LD JMP	D4(2) @2(2) LOOPD	;ZERO DIGIT 4. ;FIX P2 FOR NEXT LOOP.
	0183 0183	C6FE	DONE:	LD	<b>@</b> -2(2)	;FIX P2.

.PAGE 'DISPLAY AND KEYBOARD INPUT'

CALL XPPC 3

JMP COMMAND IN A GO = 6, MEM = 7, TERM = 3 IN E GO = 22, MEM = 23, TERM = 27. NUMBER RETURN HEX NUMBER IN E REG.

ABORT KEY GOES TO ABORT. ALL REGISTERS ARE USED.

P2 MUST POINT TO RAM. ADDRESS MUST BE XXXO.

TO RE-EXECUTE ROUTINE DO XPPC3.

0185 KYBD: 0185 C400

LDI 0

;ZERO CHAR.

0187 0189 018B 018C	C40D	OFF:	ST LDI XPAH	CHAR(2) H(DISP) 1	;SET DISPLAY ADDRESS.
018C 018E 0190 0192	CA10 C40A CA09	UFF:	LDI ST LDI ST	-1 ROW(2) 10 CNT(2)	;SET ROW/DIGIT ADDRESS. ;SAVE ROW COUNTER. ;SET ROW COUNT.
0194 0196 0198 0199		LOOP:	LDI ST XPAL	0 PUSHED(2) 1	;ZERO KEYBOARD INPUT. ;SET DISP ADDRESS LOW.
0199 019B	AA10	2001.	ILD XAE	ROW(2)	;UP DATE ROW ADDRESS.
019C 019E 01A0	C280 C980 8F00 C180 E4FF		LD ST DLY LD XRI JNZ	-128(2) -128(1) 0 -128(1) OFF KEY	;GET SEGMENT. ;SEND IT. ;DELAY FOR DISPLAY. ;GET KEYBOARD INPUT. ;CHECK IF PUSHED. ;JUMP IF PUSHED.
01A8 01A8 01AA 01AC	BA09	BACK:	DLD JNZ LD JZ	CNT(2) LOOP	;CHECK IF DONE. ;NO IF JUMP. ;CHECK IF KEY.
01B0 01B2 01B4 01B6 01B8	C20B 9CD8 C20A CA0B 90D2		LD JNZ LD ST JMP	CHAR(2) OFF	;WAS THERE A CHAR? ;YES WAIT FOR RELEASE. ;NO SET CHAR.
	C20B 98CE	CKMORE:	LD JZ	CHAR(2) OFF	;CHECK IF THERE WAS A CHAR. ;NO KEEP LOOKING.
			.PAGE		
01.05		;		IAND KEY PF	ROCESSING
		COMMAN	ID: XAE LDE ANI JNZ LDI	020 CMND 080	;SAVE CHAR. ;GET CHAR. ;CHECK FOR COMMAND. ;JUMP IF COMMAND. ;FIND NUMBER.

01C6 508F ANE 01C7 9C1B JNZ LT7 ;0 TO 7. 01C9 C440 LDI 040 01CB 50 ANE N89 01CC 9C19 JNZ ;8 OR 9. 01CE C40F OF LDI 01D0 50 ANE ;MAKE OFF SET TO TABLE. 01D1 F407 ADI 7

;PUT OFF SET AWAY.

XAE

01D3 01

01D4 01D6	C080	KEYRTN:	LD	-128(0)	;GET NU	MBER.
01D6 01D7 01D9 01DA	C702 3F	KLIIIIN.	XAE LD XPPC JMP	<b>@</b> 2(3) 3 KYBD	;SAVE IN ;FIX RET ;RETURI ;ALLOW	URN.
01E2 01E4		LT7:	SYTE OA	A.OB,OC,OD		OF DW DIGIT.
01E5 01E7	90EF	N89:	JMP	KEYRTN	,	
01E7	60 F408 90EA	1103.	XRE ADI JMP	08 KEYRTN		;GET LOW. ;MAKE DIGIT 8 OR 9.
0150		CMAND	.PAGE			
	60 E404 9808 3F	CMND:	XRE XRI JZ XPPC	04 ABRT 3		;CHECK IF ABORT. ;ABORT. ;IN E 23 = MEM,22 = G0,27 = TERM ;IN A 7 = MEM,6 = G0,3 = TERM.
01F2	9091		JMP	KYBD		;ALLOWS JUST A XPPC P3 TO ;RETURN.
	58 CAOA 90AF	KEY:	ORE ST JMP	PUSHED BACK	0(2)	;MAKE CHAR. ;SAVE CHAR.
01F9 01F9 01FB 01FC 01FC 01FF	C400 37 C442 33 3F	ABRT:	LDI XPAH LDI XPAL XPPC	H(ABOR 3 L(ABOR 3 3		;GO TO ABORT
	0000		.END			

## **Mathematical**

The mathematical subroutines all take their arguments relative to the pointer register P2. Pointer P3 is the subroutine calling register. All of these routines may be repeated without reloading P3 after the first call.

The simplest way to test them out is to get the monitor to load P2 from memory for you by storing the address required at OFFB and OFFC. The arguments should then be entered at successive locations starting at this address, as specified in the diagram labelled 'Stack Usage' at the top of each subroutine. The results are similarly returned relative to P2. To illustrate this procedure the following sequence sets up the multiply subroutine to multiply X'FF by X'FF:

OFFB OF	; Sets P2H
OFFC 80	; Sets P2L

OF80 FF ; Multiplicand OF81 FF ; Multiplier

The program is entered at OF50 and the result, X'FE01 in this example, will be put into locations OF82 and OF83. A similar process can be followed to use the other mathematical routines.

'**Multiply**' gives the 16-bit unsigned product of two 8-bit unsigned numbers.

e.g. A = X'FF(255)

B = X'FF(255)

RESULT = X'FEO1 (65025).

**'Divide'** gives the 16-bit unsigned quotient and 8-bit remainder of a 16-bit unsigned dividend divided by an 8-bit unsigned divisor.

e.g. DIVISOR = X'05(5)

DIVIDEND = X'5768 (22376) QUOTIENT = X'117B (4475) REMAINDER = X'01 (1).

**'Square Root'** gives the 8-bit integer part of the square root of a 16-bit unsigned number. It uses the relation:

 $(n + 1)^2 - n^2 = 2n + 1$ ,

and subtracts as many successive values of 2n + 1 as possible from the number, thus obtaining n.

e.g. NUMBER = X'D5F6 (54774)

ROOT = X'EA(234).

**'Greatest Common Divisor'** uses Euclid's algorithm to find GCD of two 16-bit unsigned numbers; i.e. the largest number which will exactly divide them both. If they are coprime the result is 1.

e.g. A = X'FFCE (65486 = 478 × 137) B = X'59C5 (23701 = 173 × 137) GCD = X'89 (137).



## Multiply

; Multiplies two unsigned 8-bit numbers ; (Relocatable)

		; Stack us ;(P2)->	REL: 1 0 1 2 3	ENTRY: A B	USE: Temp A B Result (H) Result (L)	RETURN: A B Result (H) Result (L)
00 00 FFF 00 00	01 F 02	A B Temp RH RL ;		0 1 1 2 3		
OO OF OF OF OF OF OF OF OF OF OF OF OF O	50 52 55 55 55 55 55 55 55 55 55 55 55 55	C408 CAFF C400 CA02 CA03 C201 02 1E CA01 9413 C202 F200 IF CA02 C203 IF CA03 BAFF 9CE8 3F 90DB C202 90ED	Mult: Nbit: Shift: Clear:	. = 0F50 LDI ST LDI ST ST LD CCL RR ST JP LD ADD RRL ST LD RRL ST DLD JNZ XPPC JMP LD JMP	8 Temp (2) O RH(2) B(2) B(2) Clear RH(2) A(2) RH(2) RL(2) RL(2) Temp(2) Nbit 3 Mult RH(2) Shift	
		0000	,	.END		

## Divide

		; Divides an unsigned 16-bit number by ; an unsigned 8-bit number giving ; 16-bit quotient and 8-bit remainder. ; (Relocatable)						
		, ; Stack usa ; ; ;(P2)->	age: REL: — 1 O	ENTRY: Divisor	USE: Quotient(I)	RETURN: ) Quotient(H)		
		;;	+ 1 + 2	Dividend(H) Dividend(L)		Quotient(L) Remainder		
	FFFF 0000 0001 0002	; Quot DSOR DNDH DNDL	=	-1 0 1 2				
0000 0F 80 0F 82	C200 01	, Div:	. = 0F80 LD XAE	DSOR(2)				
OF 83 OF 85	C400 CA00		LDI ST	0 DSOR(2)	;Now Quo	tient(H)		
OF 87 OF 89 OF 8B OF 8C	CAFF C201 03 78	Subh:	ST LD SCL CAE	Quot(2) DNDH(2)	;Quotient	(L)		
0F8D 0F8F 0F90	CA01 1D 9404		ST SRL JP	DNDH(2) Stoph				
OF92 OF94 OF96	AA00 90F3 C201	Stoph:	ILD JMP LD	DSOR(2) Subh DNDH(2)				
OF98 OF99 OF9B OF9D	70 CA01 C202 03	Subl:	ADE ST LD SCL		;Carry is c ;Undo dai			
OF 9E OF 9F OFA1 OFA3 OFA5 OFA7	78 CA02 C201 FC00 CA01		CAE ST LD CAI ST	DNDL(2) DNDH(2) O DNDH(2)				
OFA7 OFA8 OFAA OFAC OFAE OFBO	1D 9404 AAFF 90ED C202 70	Stopl:	SRL JP ILD JMP LD ADE	Stopl Quot (2) Subl DNDL(2)				
OFB1 OFB3 OFB5	CA02 C2FF CA01		ST LD ST	DNDL(2) Quot(2) DNDH(2)	;Remaind	er		

OFB7	ЗF
OFB8	90C6

XPPC JMP ;Return

0000

END

### Square Root

; Gives square root of 16-bit unsigned number ; Integer part only. (Relocatable).

3

Div

		; Stack us ; ;(P2)->	age: REL: 1 0 +1	ENTRY: Number(H) Number(L)	USE: Temp	RETURN: Root(H) Root(L)
	0000 0001 FFFF	, HI LO Temp	= = =	0 1 		
0F20 0F22	0000 C400 CAFF	, SQRT:	.=OF20 LDI ST	X'00 Temp(2)		
OF 24 OF 25 OF 27 OF 29 OF 2A OF 2C OF 2E OF 31 OF 33 OF 34 OF 36 OF 38 OF 39 OF 38 OF 39 OF 38 OF 30 OF 35 OF 35 OF 45 OF 46 OF 48	03 BAFF F2FF 01 C4FE F400 01 F201 CA01 40 F200 CA00 ID 9402 90E7 C400 CA00 FAFF CA01 3F 90D8	Loop: Exit:	SCL DLD ADD XAE LDI ADI XAE ADD ST LDE ADD ST SRL JP JMP LDI ST CAD ST XPPC JMP	Temp(2) Temp(2) X'FE X'00 L0(2) L0(2) HI(2) HI(2) EXIT L0OP X'00 HI(2) Temp(2) L0(2) 3 SQRT	;Return ;For Repe	at
		;		0500		
OFFB	OF80		.DBYTE	0F80	;P2-> Nu	mber
	0000		.END			

#### **Greatest Common Divisor**

; Finds Greatest Common Divisor of two

; 16-bit unsigned numbers

; uses Euclid's Algorithm. (Relocatable).

		; Stack us ;(P2)->	age: REL: O 1 2 3	ENTRY: A(H) A(L) B(H) B(L)	USE: A(H) A(L) B(H) B(L)	RETURN: O GCD(H) GCD(L)
	0000 0001 0002 0003	AH AL BH BL	= = = =	0 1 2 3		
0000 0F20 0F21 0F23 0F25 0F27 0F28 0F27 0F28 0F27 0F28 0F27 0F33 0F33 0F34 0F36 0F37 0F38 0F38 0F38 0F38 0F38 0F42 0F42 0F48 0F48 0F48 0F48	03 C203 FA01 CA03 01 C202 FA00 CA02 1D 9402 90ED 02 C201 01 70 CA01 40 CA03 C200 01 CA00 CA03 C200 01 CA00 CA0 CA	; GCD: Swap:	= OF20 SCL LD CAD ST XAE LD CAD ST SRL JP JMP CCL LD XAE ADE ST LDE ST LDE ST LD XAE LD XAE ST LDE ST LD XAE ST LDE ST LD XAE ST LDE ST XAE LD ST XAE ST LDE ST XAE ST LDE ST ST ST ST ST ST ST ST ST ST ST ST ST	BL(2) AL(2) BL(2) BH(2) BH(2) BH(2) Swap GCD AL(2) AL(2) BL(2) AH(2) BH(2) AH(2) BH(2) AH(2) BH(2) AH(2) BH(2) AL(2) GCD 3 GCD	; Put carry ;Subtract ;Subtract ;OR with ;OR with ;Not finish ;Return ;For repea	AH(2) new AL(2) ned yet
	0000		.END			

# Electronic

**'Pulse Delay'** uses a block of memory locations as a long shift-register, shifting bits in at the serial input SIN and out from the serial output SOUT. By varying the delay constants the input waveform can be delayed by up to several seconds, though for a fixed block of memory the resolution of the delay chain obviously decreases with increased delay.

With the program as shown the shift-register uses the 128 locations OF80 to OFFF, thus providing a delay of 1024 bits.

The **'Digital Alarm Clock'** gives a continuously changing display of the time in hours, minutes and seconds. In addition, when the alarm time stored in memory tallies with the actual time the flag outputs are taken high. The time can be set in locations OF16, OF17, and OF18, and the alarm time is stored in locations OF12, OF13, and OF14. The program should be executed at OF20.

The program depends for its timing on the execution time of the main loop of the program, which is executed 98 times a second, so this is padded out to exactly 1/98th of a second with a delay instruction. The delay constants at OF7F and OF81 should be adjusted to give the correct timing.

**'Random Noise'** generates a pseudo-random sequence of 2<sup>16</sup>-1 or 65535 bits at the flag outputs. If one flag output is connected to an amplifier the sequence sounds like random noise. Alternatively, by converting the program to a subroutine to return one bit it could be used to generate random coin-tosses for games and simulations. Note that the locations OF1E and OF1F must not contain OO for the sequence to start.

#### **Pulse Delay**

; Pulse delayed by 1024 bit-times. ; (Relocatable). Uses serial in/out.

0000		,	. = 0F1F		
OF1F		Bits:	. = . + 1		;bit counter
		;			
0F20	C40F	Enter:	LDI	H(Scrat)	
OF 22	35		XPAH	1	
OF 23	C480		LDI	L(Scrat)	
OF 25	31	Next:	XPAL	1	
OF 26	C408		LDI	8	
OF 28	C8F6		ST	Bits	
OF 2A	C100		LD	(1)	;Get old byte
OF 2C	01		XAE		;Exchange
OF 2D	CD01		ST	<b>@</b> + 1(1)	;Put back new byte
OF 2F	19	Output:	SIO	-	;Serial I/O
0F30	C400		LDI	TC1	
OF 32	8F04		DLY	TC2	;Delay bits
OF 34	B8 EA		DLD	Bits	
OF 36	9CF7		JNZ	Output	
OF 38	31		XPAL	1	;P1 = 0D00 Yet?

OF 3 9 OF 3 B	9CEA 90E3		JNZ JMP	Next Enter	
	0000 0004	TC1 TC2	=	0 4	;Bit-time ;Delay constants
	0F80 0000	; Scrat	= .END	0F80	;Start of scratch area

# **Digital Alarm Clock**

;Outputs are held on when alarm ;time = Actual time, i.e. for one sec.

		;Enter at C	)F20		
	010B	Crom	=	010B	;Segment table
	0D00	Disp	-	0D00	;Display address
	OFOO	Ram	= "	0F00	
	0F10	Row	=	Ram + 010	)
0000			. = 0F12		
OF 1 2			. = . + 1		;Alarm time:hours
OF13			. = . + 1		Minutes
OF14			. = . + 1		Seconds
OF 15			. = . + 1		;Not used
OF 16		Time:	. = . + 4		Actual time
OF 1A	76		BYTE	076	;Excess: Hours
OF 1B	40		BYTE	040	;Minutes
OF1C	40		BYTE	040	;seconds
OF1D	20	Speed:	BYTE	002	;Speed
OF 1E	20	opeca.	.=0F20	002	,opeed
0F20	C401	Clock:	LDI	H(Crom)	
0F22	37	CIUCK.	XPAH	3	
0F23	C40B		LDI	L(Crom)	
0F25	33		XPAL	3	
0F26	C40D	New:	LDI	H(Disp)	
0F28	36	14644.	XPAH	2	
0F29	C40D		LDI	L (Disp) +	00
OF 2B	32		XPAL	2	00
OF 2D	C40F		LDI	Z H(Time)	
OF 2E	35		XPAH	1	
OF 2E	C41A		LDI	L(Time) + 4	1
0F2F	31		XPAL	1	+ .
	03		SCL	1	
OF 32			LDI	5	il con count
OF 33 .0F 35	C405 C8DA		ST	Bow	;Loop count
		Again	LD		
OF 37	C5FF	Again:	DAI	<b>@</b> —1(1) 0	
OF 39	EC00			-	
OF 3B	C900		ST	(1)	
OF 3D	E904		DAD	+4(1)	
OF 3F	9804		JZ	Cs	· Founding paths
OF 41	9802		JZ	Cs	;Equalize paths
OF 43	9002	0	JMP	Cont	
OF45	C900	Cs:	ST	(1)	

OF 47 OF 49 OF 48 OF 4C OF 50 OF 52 OF 54 OF 55 OF 55 OF 55 OF 55 OF 55 OF 55 OF 61 OF 63 OF 65 OF 67 OF 68 OF 66 OF 66 OF 66 OF 66 OF 66	C100 D40F 01 C380 CE01 C440 8F00 C100 1C 1C 1C 1C 1C 1C 1C 1C 1C 1C 2380 CE02 B8B0 9CD4 C403 C8AA C400 01 C5FF E104 58 01	Cont: Loop:	LD ANI XAE LD ST LDI DLY LD SR SR SR SR SR SR SR SR SR SR SR LD ST DLD JNZ LDI ST LDI XAE LD ST DLD ZNZ LDI ST LDI ST LDI ST LDI ST LDI ST SR SR SR SR SR SR SR SR SR SR SR SR SR	(@) + 1(2) 040 00 (1) (1) (1) (1) (1) (1) (2) (	;Get segments ;Write to display ;Equalize display ;Leave a gap ;Digit count ;Same time?
				Row Loop Alarm	;Times tally
OF 77 OF 78 OF 7A OF 7C OF 7D OF 7E OF 80 OF 82	40 9003 C407 08 07 C402 8F11 90A2	Alarm: Contin:	LDE JMP LDI NOP CAS LDI DLY JMP	Contin 07 02 011 New	;All flags on ;Pad out path ;Output to flags ;Pad out loop to ;1/(100-speed) secs.
	0000		END		

# Random Noise

; Relocatable ; Generates sequence 2115 bits long

OF1E		, Line:	. = OF1E . = . + 2		;For random number ;Must not be zero
0F 20 0F 22	COFD 1 F	Noise:	LD RRL	Line	,
OF 23 OF 25	C8FA C0F9		ST LD	Line Line + 1	

OF 27 OF 28 OF 2A OF 2B OF 2D OF 2D	1F C8F6 O2 F4O2 1E 1E	RRL ST CCL ADI RR RR	Line + 1 02	;Ex-or of bits 1 and 2 ;In bit 2 ;Rotate bit 2 to ;Bit 7
OF 2F OF 30 OF 32 OF 33	1E D487 07 90EB	RR ANI CAS JMP	087 Noise	;Put it in carry and ;Update flags
	0000	END		





**'Decimal to Hex'** displays in hex the decimal number entered in at the keyboard as it is being entered. Negative numbers can be entered too, prefixed by 'MEM'.

e.g. 'MEM' '1' '5' '7' displays 'FF63'

'TERM' clears the display ready for a new number entry.

**'Relocator'** will move up to 256 bytes at a time from any start address to any destination address.

These two addresses and the number of bytes to be moved are specified in the 5 locations before the program. Since the source program and destination area may overlap, the order in which bytes are transferred is critical to avoid overwriting data not yet transferred, and so the program tests for this. The program should be executed at OF20.

Any of the programs marked relocatable can be moved, without alteration, to a different start address and they will execute in exactly the same manner.

#### Serial Data Transfers

This section describes a method of serial data input/output (I/O) data transfer using the Extension Register. All data I/O is under direct software control with data transfer rates between 1 10 baud and 9600 baud selectable via software modification.

#### Data Output

Data to be output is placed in the Extension Register and shifted out through the SOUT Port using the Serial Input/Output Instruction (SIO). The Delay Instruction (DLY), in turn, creates the necessary delay to achieve the proper output baud rate. This produces a TTL-level data stream which can be used as is or can be level-shifted to an RS-232C level. Numerous circuits are available for level shifting. As an example, either a DS1488 or an operational amplifier can be used. Inversion of the data stream, if needed, can be done either before the signal is converted or by the level shifter itself.

#### Data Input

Data input is received in much the same way as data is output. The Start Bit is sensed at the SIN Port and then received using the SIO Instruction and the DLY Instruction. After the Start Bit is received, a delay into the middle of the bit-time is executed. the data is then sensed at each full bittime (the middle of the bit) until all data bits are received. If the data is at an RS-232C level, it must be shifted to a TTL level.

This can be done with either a DS 1489 or an operational amplifier. If inversion if the data is necessary, it should be done before it is presented to the SIN Port.

#### **Timing Considerations**

Serial data transmission rates can be varied by simply changing the delay constants in each of the programs. Table 1 contains the delay constants needed for the various input baud rates. Table 2 contains the delay constants needed for the various output baud rates.

Baud	Bit				
Rate	Time	HBTF	HBTC	BTF	BTC
110	9.09 ms	X'C3	X'8	X'92	X'11
300	3.33 ms	X'29	X'3	X'5E	X'6
600	1.67 ms	X'8A	X'1	X'20	X'3
1200	0.833ms	X'BB	X'0	X'81	X'1
2400	0.417ms	X'52	X'0	X'B2	X'0
4800	0.208ms	X'1F	X'0	X'4A	X'0
6400	0.156ms	X'12	X'0	X'30	X'0
9600	0.104ms	X′5	X'0	X′16	X'0

Table 1. Input Delay Constants (4 MHz SC/MP-II)

Baud Rate	Bit Time	BTF1	BTF2	втс
110	9.09 ms	X'91	X186	X'11
300	3.33 ms	X'5E	X'53	X'6
600	1.67 ms	X'1F	X'14	X'3
1200	0.833 ms	X'81	X'76	X'1
2400	0.417 ms	X'B2	X'A7	X'0
4800	0.208 ms	X'49	X'3E	X'0
6400	0.156 ms	X'2F	X'24	X'0
9600	0.104 ms	X′15	X'A	X′0

Table 2. Output Delay Constants (4 MHz SC/MP-II)

#### NOTES:

- 1. The Serial Data Output routine requires that the bit-count (BITCNT) in the program be set to the total number of data bits and stop bits to be used per character.
- 2. Two stop bits are needed for the 110 baud rate; all other baud rates need only one stop bit.

#### **Decimal to Hex**

	000C 000E 0F00 015A 0011 0012 0013	; keyboar	s decimal n d to hex and = minus, 'TE table) = = = = = = = = =	d displays <b>r</b> e	esult
0000 0F50 0F52 0F54 0F56 0F58 0F55 0F55 0F65 0F65 0F65 0F65 0F66 0F66	C400 CA12 CAOE CAOC C401 37 C459 33 3F 9028 C40A CA11 03 C212 01 60 78 01 40 78 01 9002 C213 02 F20C CA13 40 F20E 01 BA11 9CF1	; Dhex: Disp: Addd: Digit:	= OF50 LDI ST ST ST LDI XPAH LDI XPAL XPPC JMP LDI ST SCL LD XAE XRE CAE XAE LDE CAE XAE LDE CAE XAE LDE CAE XAE LDE CAE XAE LDE CAE XAE JMP LDI ST LDE ADD ST LDE ADD ST LDE ADD	0 Minus(2) ADH(2) H(Dispa) 3 L(Dispa)-1 3 3 Comd 10 Count(2) Minus(2) Minus(2) Digit Ltemp(2) ADL(2) Ltemp(2) ADH(2) Count(2) Addd	;Command key ;Number in extension ;Multiply by 10 ;Same as: LDI 0 ; CAD 0 ;Low byte of product ;High byte of product ;Put back



0F80	40		LDE		
OF81	CAOE		ST	ADH(2)	
0F83	C213		LD	Ltemp(2)	
0F85	CAOC		ST	ADL(2)	
0F87	90CF		JMP	Disp	; Display result
0F89	E403	Comd:	XRI	3	;'TERM'?
OF8B	98C3		JZ	Dhex	;Restart if so
OF8D	C4FF		LDI	X'FF	;Must be 'MEM'
OF8F	CA12		ST	Minus(2)	
0101					
0F91	90C5		JMP	Disp	
0F91	90C5	;		Disp	
		;	. = OFFB	Disp	
0F91	90C5 0F00	;		Disp Ram	;Set P2-> Ram
0F91 0F93		;	. = OFFB .DBYTE		;Set P2-> Ram
0F91 0F93			. = OFFB		;Set P2-> Ram

## Relocator

		;'From' = ;'To' = de	= No of byt	t address art address	
0000	FF80	É	= . = 0F1B	-128	;Extension as offset
OF1B OF1D OF1F		, From: To: Length:	. = . + 2 . = . + 2 . = . + 1		
0F20 0F22 0F23 0F24 0F26 0F28 0F2A 0F2C 0F2D 0F2F 0F31 0F32 0F35 0F35 0F35 0F36 0F37 0F38 0F32 0F38 0F32 0F37 0F38 0F32	C400 01 03 COF9 F8F5 COF4 F8F0 1D 9403 COEF 01 02 COE8 70 31 COE3 F400 35 02 COE0 70	Entry: Fgt:	LDI XAE SCL LD CAD LD CAD SRL JP LD XAE CCL LD ADE XPAL LD ADI XPAH CCL LD ADE	0 To + 1 From + 1 To From Fgt Length From + 1 1 From 0 1 To + 1	; 'From' greater than 'To' ;Start from end

OF40 OF41 OF43 OF45 OF46 OF47 OF48 OF47 OF48 OF4A OF4C OF4D OF4E	32 CODB F400 36 02 40 9C02 C402 78 01 = C580	Up: Move:	XPAL LD ADI XPAH CCL LDE JNZ LDI CAE XAE LD	2 To 2 Up 2 @E(1)	;i.e. subtract 1 ;Put it in ext.
0F4E 0F50 0F52 0F54 0F56	C580 CE80 B8CC 9CF8 3F	Move:	LD ST DLD JNZ XPPC	@E(1) @E(2) Length Move 3	;Move byte ;Return
	0000		.END		

#### Serial Data Input

; Routine is called with a "XPPC3" instruction

; Data is received through the serial I/O Port.

; Before executing routine, Pointer P2 should point

; to one available location in R/W memory for a

; counter.

; On return from routine, data received will be in the

; Accumulator and the Extension Register.

; Delay Constants, user defined for desired Baud rate. ; The following example is for 1200 Baud:

	00BB 0000 0081 0001	HBTF HBTC BTF BTC	= .	0BB 0 081 01	; Half Bit time, Fine ; Half Bit time, Coarse ; Full Bit Time, Fine ; Full Bit time, Coarse
0000	C408	Search:	LDI	08	; Initialize Loop Counter
0002			ST	(2)	; Save in memory
		Again:			
0004	C400		LDI	0	;Clear Accumulator
0006	01		XAE		; Clear E. Reg.
0007	19		S10		;Look for Start Bit
8000	40		LDE		; Bring into Acc.
0009	9CF9		JNZ	Again	; If not zero, look again
000B	C4BB		LDI	HBTF	; Load Acc Half Bit time
000D	8F00		DLY	HBTC	; Delay Half Bit time
000F	19		SIO		; Check Input again to
0010	01		XAE		; be sure of Start Bit

0011 0013 0015	9CF1 C400 01		JNZ LDI XAE	Again O	; If not zero, was not ; start B
		Loop:			
0016	C481		LDI	BTF	; Load Bit time Fine
0018	8F01		DLY	BTC	; Delay one Bit time
001A	19		SIO		; Shift in Data Bit
001B	BA00		DLD	(2)	; decrement loop counter
001D	9CF7		JNZ	Loop	;Test for done
001F	40		LDE		; Done, put data in acc.
0020	3F		XPPC	P3	
	0000		END		

#### Serial Data Output

; Routine is called with a "XPPC3" instruction.

; Data is transmitted through Serial I/O Port.

; Before executing subroutine, pointer P2 should ; point to one available byte of R/W memory for a

; counter.

; Upon entry, character to be transmitted must be in ; the accumulator.

; Delay constants, user defined for desired baud rate. ; The following example is for 1200 baud:

0081	BTF1	=	081	; Bit time Fine, first loop				
0076	BTF2	=	076	; Bit time Fine, second loop				
0001	BTC	=	01	; Full Bit time, Coarse				
; Character Bit-count. This should be set for the								
; desired number of Data Bits and stop Bits.								

0009 BITCNT =

Start

9	; 8 data and 1 Stop Bit

		Start.			
0000	01		XAE		; Save data in E. Reg.
0001	C400		LDI	0	; Clear acc.
0003	01		XAE		; Put data in acc, clear E.
0004	19		SIO		; Send Start Bit
0005	01		XAE		; Put data in E. Reg.
0006	C481		LDI	BTF1	; Load Bit time Fine
0008	8F01		DLY	BTC	; Wait one Bit time
000A	C409		LDI	BITCNT	; Set loop count for data
000C	CA00		ST	(2)	; and Stop Bit(s). Save
		Send:			; in count.
000E	19		SIO		; Send Bit
000F	40		LDE		
0010	DC80		ORI	080	; Set last Bit to 1
0012	01		XAE		; Put back in E. Reg.
0013	C476		LDI	BTF2	; Load Bit time Fine

0015 0017		DLY DLD	BTC	; Delay one Bit time ; decrement Bit counter
0019 001B	9CF3	JNZ XPPC	Send 3	; If not done, loop back ; otherwise, return
			-	,

0000

.END

# Games

The first two games are real-time simulations which provide a test of skill, and they can be adjusted in difficulty to suit the player's ability. The last two games are both tests of clear thinking and logical reasoning, and in the last one you are pitted against the microprocessor which tries to win.

**'Moon Landing'** simulates the landing of a spacecraft on the moon. The displays represent the control panel and give a continuously changing readout of altitude (3 digits), rate of descent (2 digits), and fuel remaining (1 digit). The object of the game is to touch down gently; i.e. to reach zero altitude with zero rate of descent. To achieve this you have control over the thrust of the rockets: the keys 1 to 7 set the thrust to the corresponding strength, but the greater the thrust the higher the rate of consumption of fuel. When the fuel runs out an 'F' is displayed in the fuel gauge, and the spacecraft will plummet to the ground under the force of gravity.

On reaching the moon's surface the display will freeze showing the velocity with which you hit the surface if you crashed, and the fuel remaining. Pressing 'TERM' will start a new landing. The program should be entered at OF52.

The speed of the game is determined by the delay constants at OF38 and OF3A. The values given are suitable for a 1 MHz clock and they should be increased in proportion for higher clock rates. The initial values for the altitude, velocity, and fuel parameters are stored in memory at OF14 to OF1F and these can be altered to change the game.

**'Duck Shoot'** simulates ducks flying across the skyline. At first there is one duck, and it can be shot by hitting the key corresponding to its position: 7 = leftmost display, 0 = rightmost display. If you score a hit the duck will disappear; if you miss however, another duck will appear to add to you task.

The counter at OF1D varies the speed of flight and can be increased to make the game easier.

**'Mastermind'** consists of trying to deduce a 'code' chosen by the machine. The code consists of four decimal digits, and pressing 'TERM' followed by'MEM' causes the machine to choose a new code. The player makes guesses at the code which are entered at the keyboard. Pressing 'GO' then causes the machine to reveal two pieces of information, which are displayed as two digits:

- (1) The number of digits in the guess which are correct and in the right position, (known as 'Bulls') and
- (2) the number of digits correct but in the wrong position, (known as 'Cows').

For example, suppose that the machine's code was '6678'. The following guesses would then score as shown:

1234	00	1278	20
7812	02	7687	12

Subsequent guesses are entered in a similar way, and the player tries to deduce the code in as few attempts as possible.

'Silver Dollar Game' is traditionally played with a number of coins which are moved by the players in one direction along a line of squares. In his turn, a player must move a coin to the right across as many unoccupied squares as he wishes. The player first unable to move—when all the coins have reached the right-hand end of the line—loses, and the other player takes the coins!

In this version of the game the coins are represented by vertical bars moving along a dashed line. There are five coins numbered, from right to left, 1 to 5. The player makes his move by pressing the key corresponding to the number of the coin he wishes to move, and each press moves the coin one square along to the right. The machine plays against you, and pressing 'MEM' causes it to make its move. Note that the machine will refuse to move in its turn unless you have made a legal move in your turn. 'TERM' starts a new game. The program should be entered at OF28.

The machine allows you to take first move and it is possible to win from the starting position given, though this is quite difficult. The five numbers in locations OF13 to OF17 determine the starting positions of each coin and these can be altered to any other values in the range O0 to OF provided they are in ascending order.

#### Moon Landing

- ; Land a rocket on the moon
- ; Display shows altitude-velocity-fuel

Keys 1-7 control the thrust

	0005	Grav	=	5	;Force of gravity
	0D00	Disp	=	0D00	;Display address
	010B FF80	Crom E	=	010B 	;Segment table ;Extension as offset
	FFE3	Row	=	OF03-Ret	,Extension as onset
	FFE4	Count	=	OF04-Ret	
	1124	;Variables		01041101	
0000		, vanabics	. = 0F05		
0F05		Save:	. = . + 1		
0F06		H1:	. = . + 1		
0F07		L1:	. = . + 1		
0F08		Alt:	. = . + 3		;Altitude
OFOB		Vel:	. = . + 3		;Velocity
OFOE		Accn:	. = . + 2		;Acceleration
0F10		Thr:	. = . + 2		;Thrust
0F12		Fuel:	. = . + 2		;Fuel left
		;Original v			
0F14	08	Init:	BYTE	08,050,0	D;Altitude = 850
	50				
0517	00		DVTC	000 000 (	
0F17	99		.BYTE	099,080,0	D; Velocity = -20
	80 00				
OF1A	99		BYTE	000 008	;Acceleration = $-2$
ULIA	98		.DITL	033,030	,Acceleration = -2
OF1C	00		BYTE	0,02	;Thrust = 2
	02			0,01	,
OF1E	58		BYTE	058,0	;Fuel = 5
	00			,	

		<b>0</b> 1			- C - M
05.00	05			y AC as two	
OF 20	3E	Ret:	XPPC	2	;P2 contains OF20
OF 21	C8E3		ST	Save	
OF 23	C401		LDI	H(Crom)	
OF 2 5	35		XPAH	1	-
OF 26	C8DF		ST	H1	;Run out of pointers
OF 28	C40B		LDI	L(Crom)	
OF 2A	31		XPAL	1	
OF 2B	C8DB		ST	L1	
OF 2D	COD7		LD	Save	
OF 2F	02		CCL		
0F30	D40F		ANI	OF	
OF 32	01		XAE		
OF33	C180	Loop:	LD	E(1)	
OF35	CF01		ST	<b>@</b> + 1(3)	
OF 37	C400		LDI	0	;Delay point
0F39	8F04		DLY	4	;Determines speed
OF 3B	COC9		LD	Save	
OF3D	1C		SR		
OF 3E	1C		SR		
OF 3F	1C		SR		
0F40	1C		SR		
OF 41	01		XAE		
0F42	06		CSA		
0F43	03		SCL		
0F44	94ED		JP	Loop	;Do it twice
0F46	C400		LDI	0	,
0F48	CF01		ST	-	;Blank between
OF 4A	COBB		LD	H1	;Restores P1:
OF 4C	35		XPAH	1	,
OF 4D	COB9		LD	L1	
OF4F	31		XPAL	1	
0F 50	90CE		JMP	Ret	;Return
01 00	0002	:Main mo	on-landing		,
			ecution her		
OF 5 2	C40F	Start:	LDI	H(Init)	
OF 54	35		XPAH	1	
0F55	C414		LDI	L(Init)	
OF 57	31		XPAL	1	
0F58	C40F		LDI	H(Ret)	
OF 5A	36		XPAH	2	
OF 5B	C420		LDI	L(Ret)	
0F5D	32		XPAL	2	
OF 5E	C40C		LDI	12	
0F60	CAE4		ST	Count(2)	
OF 62	CIOB	Set:	LD	+11(1)	
0F 64	CDFF	000	ST	(0-1(1))	
0F66	BAE4		DLD	Count(2)	
OF 68	9CF8		JNZ	Set	
0,00	5010	;Main loo		Det	
OF6A	C40C	Again:	LDI	H(Disp)-1	
OF 6C	37	Ayam.	XPAH	3	
OF6D	C4FF		LDI	L(Disp)-1	
OF 6F	33		XPAL	3	
0F70	C401		LDI	1	
0F70	CAE4		ST	Count(2)	
0172	UAL4		51	50un((2)	

OF 74 OF 76 OF 78 OF 7A OF 7C OF 7E OF 80	C506 9404 C504 9032 C402 CAE3 02	Twice:	LD JP LD JMP LDI ST CCL	@+6(1) Twice @+4(1) Off 2 Row(2)	;P1-> Vel + 2 ;Altitude positive? ,P1-> Thr + 1 ;Don't update ;Update velocity and ;Then altitude
OF 81 OF 83 OF 85 OF 85 OF 87 OF 89 OF 88	C5FF E902 C900 BAE3 9CF6 C102	Dadd:	LD DAD ST DLD JNZ LD	@-1(1) +2(1) (1) Row(2) Dadd +2(1)	
OF 8D OF 8F OF 91 OF 93 OF 95 OF 97	9402 C499 EDFF C900 BAE4 94E3	Pos:	JP LDI DAD ST DLD JP	Pos X'99 @-1(1) (1) Count(2) Twice	;Gone negative?
OF 99 OF 9B	C50C AAE3		LD ILD	<b>@</b> 12(1) Row(2)	;P1-> Alt ;Row: = 1
OF 9D OF 9E OF AO OF A2 OF A4 OF A5	03 C5FF F9FE C900 08 BAE3	D sub:	SCL LD CAD ST NOP DLD	@-1(1) -2(1) (1) Row(2)	;Fuel ;Subtract thrust
OFA7 OFA9 OFAA OFAC OFAE	94F5 06 9402 9004 C400	Off:	JP CSA JP JMP LDI	Dsub Off Accns O	;P1-> Fuel now ;Fuel run out?
OF BO OF B2	C9FF C1FF	Accns:	ST LD	-1(1) -1(1)	;Zero thrust
OF B4 OF B5 OF B7 OF B9 OF BB	03 EC94 C9FD C499 EC00		SCL DAI ST LDI DAI	099—Gra —3(1) X'99 0	av ;Accn + 1
OF BC OF BF OF C1 OF C2 OF C4 OF C6	C9FC C100 3E C1F9 940A C499	Dispy:	ST LD XPPC LD JP LDI		;Accn ;Fuel ;Display it OK ;Vel
OFC8 OFC9 OFCB OFCC	03 F9FA 03 EC00		SCL CAD SCL DAI	-6(1) 0	;Vel + 1
OF CE OF DO OF D2 OF D3	9002 C1FA 3E C1F7	Posv: Sto:	JMP LD XPPC LD	STO -6(1) 2 -9(1)	;Vel + 1 ;Display velocity ;Alt + 1

.

-

OF 2E OF 30 OF 32	C461 9002 C400	No:	LDI JMP LDI	Duck Go O	;No duck	
0F34	C980	Go:	ST	-128(1)	E as offset	
0F34	8F01	00.	DLY	01	;Shine digit	
0F38	COD8		LD.	Sum	,on the angle	
OF 3A	9C0E		JNZ	Nok	;Key already pressed	
OF 3C	C180		LD		;Test for key	
OF 3E	E4FF		XRI	OFF		
0F40	9808		JZ	Nok	;No key	
OF 42	C8CE		ST	Sum		
OF 4 4	COCA		LD	Row		
OF 46	E480		XRI	080		
0F48	C8C6		ST	Row	;Change top bit	
OF 4A	40	Nok:	LDE			
OF4B	03		SCL			
OF4C	FC01		CAL	1	;Subtract 1	
OF 4E	94D6		JP	Ndig	;Do next digit	
0F50	B8BF		DLD	Count		
OF 52	98C8		JZ	React	;Start new position	
0F54	C407		LDI	7		
OF 56	90CE		JMP	Ndig	;Another sweep	
	0000		.END	·		

# Mastermind

	0F00	Ram	=	0F00	
	0D00	Disp	=	0D00	;Display address
	010B	Crom	=	010B	;Hex to segment table
	011B	Adr	_	011B	;'Make 4 digit address'
	015A	Dispa	=	015A	;'Address to segments'
		;	Variables	s in RAM	
	0000	DL	=	0	
	0002	DH	=	1.	
	0004	Adll	=	4	
	000C	Adl	=	12	
	000E	Adh	=	14	
	000F	Ddta	=	15	
	0010	Row	=	16	
	0011	Next	=	17	
	0014	Key	=	20	
		;	Begin at	OFIC	
0000			. = OFIC		
OF1C	C400	Start:	LDI	0	
OF1E	C8ED		ST	ADL	s.
OF 20	C8ED		ST	ADH	
OF 22	32		XPAL	2	
OF 23	C40F		LDI	OF	
OF 25	36		XPAH	2	
		;	Choose	random r	umber
OF 26	C401		LDI	H(Crom)	
OF 28	37		XPAH	3	

OF 29 OF 2B OF 2C OF 2E OF 30 OF 32 OF 33	C40B 33 C404 CA10 C40F 35 C414	No Key:	LDI XPAL LDI ST LDI XPAH LDI	L(Crom) 3 04 <b>Row(2)</b> H(digits) 1 L(Digits)	
0F33 0F35 0F36 0F37 0F39 0F38 0F3D	31 03 C104 EC90 C904 D40F	Incr:	XPAL SCL LD DAI ST ANI	1 + 4(1) 090 + 4(1) OF	
OF 3F OF 40 OF 42 OF 44 OF 46 OF 48 OF 48 OF 4A OF 4B OF 4D	01 C380 CD01 BA10 9CEF C40D 35 C400 31		XAE LD ST DLD JNZ LDI XPAH LDI XPAL		
OF 4E OF 50 OF 52	C103 E4FF 98D8		LD XRI JZ Enter your	3(1) OFF No key	;Key pressed?
OF 54 OF 56 OF 58 OF 5A OF 5C	C4FF CAOF C400 CA00 CA01	, Clear: Blank:	LDI ST LDI ST ST	OFF Ddta(2) O DL(2) DH(2)	
OF 5E OF 5F OF 61 OF 62 OF 64 OF 65	02 C401 37 C459 33 3F	Nchar:	CCL LDI XPAH LDI XPAL XPPC	H(Dispa) 3 L(Dispa)—1 3 3	;Jump to subroutine
OF 66 OF 68 OF 69 OF 68 OF 68 OF 66	900B 40 F4F6 94F1 C41A 33		JMP LDE ADI JP LDI XPAL	COMD OF6 Nchar L(Adr)-1 3	;Command key return ;Number key return ;Ignore digits > 9
OF 70 OF 71 OF 73 OF 75 OF 75 OF 77	3F 90E5 E403 9A1B E405 9CD9	Comd:	XPPC JMP XRI JZ XRI JNZ	3 Blank 03 Start(2) 05 Clear	;Get next digit ;term? ;If so—new game ;Go? ;Ignore if not
OF 7B OF 7D OF 7F OF 81	C40B CA00 CA01 C40F	, Go: Bulls:	Work out LDI ST ST LDI	answer to g L(Crom) DL(2) DH(2) H(Key)	juess
0101	0401	Duns.	201		

0F83	35		XPAH	1	
0F84	C414		LDI	L(Key)	
0F86	31		XPAL	1	
0F87	C480		LDI	080	
0F89	01		XAE		
OF8A	C404		LDI	04	;No. of digits
OF 8C	CA11		ST	Next(2)	, tet et etgite
OF8E	C1F0	Bull 2:	LD	Adll-Key(1	)
0F90	E501	Dun 2.	XOR	(0 + 1(1))	
0F92	9C0C		JNZ	Nobul	
0F94	AA01		ILD	DH(2)	
0F96	C1FF		LD	-1(1)	
0F98	58		ORE	-1(1)	Set pogetive
0F98 0F99	C9FF			1/1)	;Set negative
			ST	-1(1)	(1)
OF 9B	C1EF		LD	Adll-Key-1	(1)
OF 9D	58		ORE	A	(1)
OF 9E	C9EF	Debul	ST	Adll-Key-1	(1)
OFAO	BA11	Bobul:	DLD	Next(2)	
OF A2	9CEA	-	JNZ	Bull 2	
OFA4	C404	Cows:	LDI	04	
OFA6	CA11	• ·	St	Next(2)	;P1 points to Key + 4
OFA8	C404	Nerow:	LDI	04	
OFAA	CA10		ST	Row(2)	
OFAC	C40F		LDI	H(Adll)	
OFAE	37		XPAH	3	
OFAF	C408		LDI	L(AdII) + 4	1 · · · · · · · · · · · · · · · · · · ·
OFB1	33		XPAL	3	
OFB2	C5FF		LD	<b>@</b> -1(1)	
OFB4	940A		JP	Try	;Already counted as bull?
OFB6	BA11	Nocow:	DLD	Next(2)	;Yes
OF B8	9CEE		JNZ	Nerow	
OFBA	9013		JMP	Finito	
OFBC	BA10	Notry:	DLD	Row(2)	
OFBE	98F6		JZ	Nocow	
OFCO	C100	Try:	LD	(1)	
OFC2	E7FF		XOR	(0-1(3))	:Same?
OFC4	9CF6		JNZ	Notry	
OFC6	AA00		ILD	DL(2)	
OFC8	C300		LD	(3)	
OFCA	58		ORE		
OFCB	CBOO		ST	(3)	•
OFCD	90E7		JMP	Nocow	
		: Now un	set top bits	of Key	
OFCF	C404	Finito:	LDI	04	
OF D1	CA11		ST	Next(2)	
OF D3	C100	Unset:	LD	(1)	
OFD5	D47F		ANI	07F	
OFD7	CD01		ST	<b>@</b> + 1(1)	
OF D9	BA11		DLD	Next(2)	
OFDB	9CF6		JNZ	Unset	;All done?
0100	00.0		OT L	011001	,/

		;Set up se	gments of	result	
OFDD	C401		LDI	H(Crom)	
OFDF	35		XPAH	1	
OFEO	C200		LD	DL(2)	;L(Crom) + Cows
OFE2	31		XPAL	1	
OFE3	C100		LD	(1)	;Segments
OFE5	CA00		ST	DL(2)	
OFE7	C201		LD	DH(2)	;L(Crom) + Bulls
OFE9	31		XPAL	1	
OFEA	C100		LD	(1)	;Segments
OFEC	CA01		ST	DH(2)	
OFEE	C4FF		LDI	OFF	
OF FO	CAOF		ST	Ddta(2)	
OFF2	925D		JMP	Nchar(2)	;Display result
		;			
	0000		.END		

#### Silver Dollar Game

; Machine plays against you in moving five

; 'Silver Dollars' along a track

; Player unable to move loses

		; Player ur	nable to mo	ove loses	
0000			= 0F12		
		; Starting	position: N	lust be asc	ending order
OF 1 2	FF	Start:	BYTE	OFF	
OF 1 3	03		BYTE	03	
OF14	05		BYTE	05	
OF 15	08		.BYTE	08	
OF 16	09		BYTE	09	
OF 17	OF		BYTE	0	
	0F00	Ram	=	OFOO	
0F18		Pos:	. = . + 6		;Current position
	0024	Count	=	024	;Ram offsets:
	0025	Key	=	025	;For key last pressed
	0026	Init	=	026	;Zero
	0185	Kybd	=	0185	;In monitor
	FF80	E	=	-128	;Extension reg.
		;			
		;Begin exe	ecution her	е	
OF1E			. = 0F28		
0F28	C40F	Begin:	LDI	H(Ram)	
OF 2A	36	•	XPAH	2	
OF 2B	C400		LDI	L(Ram)	
OF 2D	32		XPAL	2	
OF 2E	C40F		LDI	H(Pos)	
0F30	35		XPAH	1	
0F31	C418		LDI	L(Pos)	
OF 33	31		XPAL	1	

LDI

ST

LD

ST

DLD

Setup:

6

Count (2)

;Transfer start to pos

-6(1)

@+1(1)

Count(2)

**OF34** 

**OF36** 

**OF38** 

OF 3A

OF3C

C406

CA24

C1FA

**CD01** 

**BA24** 

OF 3E	9CF8		JNZ	setup	
OF 40 OF 42	C400	Ymove:	LDI ST	0	;You go first!
UF 42	CA25	Generate	display from	Key(2) m Pos	;Clear key store
0F44	C40F	Disp:	LDI	H(Pos)	
OF 46	35		XPAH	1	
OF 47	C419		LDI	L(Pos) + 1	
0F49	31		XPAL	1	
OF 4A OF 4C	C409 01	Clear:	LDI XAE	9	;Clear Display buffer
0F 4D	C408	Cical.	LDI	08	;Underline
OF4F	CA80		ST	E(2)	,
OF 51	40		LDE		
OF 52 OF 54	FCO1 94F6		CAI JP	1 Clear	
0F54	C405		LDI	5	
0F58	CA24		ST	Count(2)	
OF 5A	C501	Npos:	LD	@+1(1)	
OF5C	1E		RR	_	
OF 5D	940B	Ordel	JP	Even	
OF5F OF61	D47F 01	Odd:	ANI XAE	07F	
0F 62	C280		LD	E(2)	
OF 64	DC30		ORI	030	;Segments E & F
OF 66	CA80		ST	E(2)	
OF 68	9007	Fuend	JMP	Cont	
OF 6A OF 6B	01 C280	Even:	XAE LD	E(2)	
OF 6D	DC06		ORI	06	;Segments B & C
OF 6F	CA80		ST	E(2)	
OF 71	BA24	Cont:	DLD	Count (2)	
OF 73	9CE5		JNZ urrent posit	Npos	
0F 7 5	C401	Show:	LDI	H(Kybd)	
OF 7 7	37.	0	XPAH	3	
OF 78	C484		LDI	L(Kybd)-1	
OF 7A	33		XPAL	3	
OF 7B OF 7C	3F 902A		XPPC JMP	3 Coma	;Command key
OF 7E	40		LDE	Coma	,Command Key
OF 7F	98F4		JZ	Show	
OF 81	03		SCL		
OF 82	FC06		CAI	6	;1-5 allowed
OF 84 OF 86	94EF C40F		JP LDI	Show H(Pos)	
0F88	35		XPAH	1	
OF 89	C418		LDI	L(Pos)	
OF 8B	02		CCL		
OF 8C	70		ADE	1	
OF 8D OF 8E	31 C100		XPAL LD	1 (1)	
0F 90	02		CCL	(1)	
OF 91	F4FF		ADI	-1	

OF 93 OF 94	02 F9FF		CCL CAD	-(1)	
0F94 0F96	9402		JP	Fine 2	;Valid move
0F 98	90DB		JMP	Show	,
OF 9A	C225	Fine 2:	LD	Key(2)	
0F 9C	9CO3		JNZ	Firstn	
OF 9E	40		LDE		
OF 9F	CA25		ST	Key(2)	;First key press
OFA1 OFA2	60	Firstn:	XRE	Dian(2)	;Not first press
OFA2	9E43 B900		JNZ DLD	Disp(2) (1)	;not allowed ;Make move
OF A6	9243		JMP	Disp(2)	;Display result
OFA8	C225	Coma:	LD	Key(2)	;Mem pressed
OFAA	9A43		JZ	Disp(2)	;You haven't moved!
OFAC	C403	Go:	LDI	3	
OFAE	CA24		ST	Count(2)	
OFBO OFB2	C40F 35		LDI XPAH	H(Pos) 1	
OFB2	C418		LDI	L(Pos)	
OFB5	31		XPAL	1	
OFB6	C400		LDI	0	
OFB8	01		XAE		
OF B9	C101	Try:	LD	+1(1)	
OFBB	02		CCL	0.000	
OFBC	FD02 C904		CAD ST	@ + 2(1) 4(1)	
OFCO	60		XRE	4(1)	;Keep nim sum
OFC1	01		XAE		, Reep min sum
OFC2	BA24		DLD	Count(2)	
OFC4	9CF3		JNZ	Try.	
OFC6	40	Solve:	LDE		
OFC7	980E		JZ	Nogo	;Safe position
OFC9 OFCB	E100 03		XOR SCL	(1)	
OFCC	FD02		CAD	<b>@</b> + 2(1)	
OFCE	94F6		JP	Solve	
<b>JFDO</b>	02		CCL		
OFD1	F1F9		ADD	-7(1)	;Make my move
OFD3	C9F9		ST	-7(1)	
OFD5	923F	Neze	JMP		;Now you, good luck!
OFD7 OFD9	C405 CA24	Nogo:	LDI ST	05 Count(2)	;Make first move
OFDB	C5FF	No:	LD	(a) = 1(1)	, wake mist move
OFDD	02	110.	CCL	e	
OFDE	F4FF		ADI	-1	
OFEO	02		CCL		-
OFE1	F9FF		CAD	-1(1)	
OFE3	9406		JP	Fine	
OFE5 OFE7	BA24 9CF2		DLD JNZ	Count(2) No	
OFE9	9307		JMP	+ 7(3)	;i.e. Abort-I lose
OFEB	B900	Fine:	DLD	(1)	;Make my move
OFED	923F		JMP		;now you chum.
	0000		.END		



**'Function Generator'** produces a periodic waveform by outputting values from memory cyclically to a D/A converter. It uses the 8-bit port B of the RAM I/O chip to interface with the D/A, and Fig. 1 shows the wiring connections. The D/A chosen is the Ferranti ZN425E, a low-cost device with a direct voltage output.

Any waveform can be generated by storing the appropriate values in memory. The example given was calculated as an approximation to a typical musical waveform.

**'Music Box'** plays tunes stored in memory in coded form. The output can be taken from one of the flag outputs. Each note to be played is encoded as one byte. The lower 5 bits determine the frequency of the note, as follows:

 Rest
 A
 A##
 B
 C
 C##
 D
 D#
 E
 F
 F##
 G
 G##

 00
 01
 02
 03
 04
 05
 06
 07
 08
 09
 0A
 0B
 0C

 0D
 0E
 0F
 10
 11
 12
 13
 14
 15
 16
 17
 18

There are two octaves altogether.

The top three bits of the byte give the duration of the note, as follows:


 Relative Duration:
 1
 2
 3
 4
 5
 6
 7
 8

 00
 20
 40
 60
 80
 A0
 C0
 E0

Thus for any specific note required the duration parameter and frequency parameter should be added together. A zero byte is reserved to specify the end of the tune.

The program uses two look-up tables, one giving the time-constant for a delay instruction determining the period of each note and the other giving the number of cycles required for the basic note duration.

**'Organ'** generates a different note for each key of the keyboard by using the key value as the delay parameter in a timing loop. Great skill is needed to produce tunes on this organ.



## **Function Generator**

; Generates arbitrary waveform by outputting ; values to D/A Converter.

; uses Ram I/O chip. (Relocatable).

	, Portb E	=	0E21 —128	;Extension as offset
0000 0E80 C40F 0E82 36 0E83 C448	; Start:	. = 0E80 LDI XPAH LDI	H(Endw) 2 L(Endw)	;Start of Ram in Ram/IO
0E85 32 0E86 C40E 0E88 35 0E89 C421		XPAL LDI XPAH LDI	2 H(Portb) 1 L(Portb)	;P2-> End of waveform
0E8B 31 0E8C C4FF 0E8E C902 0E90 C4D8 0E92 02	Reset:	XPAL LDI ST LDI CCL	1 X'FF + 2(1) —Npts	;All bits as outputs ;Output definition B
OE93 01 OE94 C280 OE96 C900 OE98 40	Next:	XAE LD ST LDE	E(2) (1)	;Get next value ;Send to D/A
0E99 F401 0E9B 98F3 0E9D 04 0E9E 90F3		ADI JZ DINT JMP	1 Reset Next	;Point to next value ;New sweep ;Equalize paths ;Next point
	; Fundam ; 2nd Har	ental ampli monic amp	litude 0.5	zero phase 90 deg. lag.
		0.5*Sin(2	2.0*X)40. ormalizatio	5*Sin(3.0*X—0.5*π) n
OEAO		.=0F20		
OF20 OF26 OF2C	, Wave:	.BYTE .BYTE .BYTE	0EF,0E6 07F,077	2,0B0,0CB,0E1,0ED ,0D5,0BE,0A5,08E ,076,07D,087,092
0F32 0F38 0F3E 0F44 0F48	Endw	.BYTE .BYTE .BYTE .BYTE	05C, 04 046,04E	09A,090,080,06F D,042,03D,03D,040 3,04D,04D,04A,046 7,050,060
0028	NPTS	= .END	Endw-	wave ;No. of points

## Music Box

		; 1 Byte pe ; top 3 bits	= duration	(00-E0) =	1 to 8 units 2 octaves
0000		, Table of a	. = 0F12		
OF12 OF13 OF19 OF1F OF25		;Table of n Scale:	.BYTE .BYTE .BYTE .BYTE .BYTE	09E,091, 059,050, 029,022,	;Silence DDB,0CA,0BB,0AC 085,079,06E,063 047,03F,037,030 ,01C,016,011,00C
		; l able of c	ycles per u	nit time	0.40.051.055.050
0F2B 0F31 0F37 0F3D			.BYJE .BYTE .BYTE .BYTE	060,066, 088,090	,04C,051,055,05B ,06C,072,079,080 ,098,0A1,0AB,0B5 0D7,0E4,0F2,0FF
		;Program i	now:		
0F43 0F44		Cycles: Count:	. = . + 1 . = . + 1		
0F45	3F	, Stop: Bogin exe	XPPC cution here	3	;'Go, 'term', to play again
0F46 0F48 0F49 0F4B 0F4C	C40F 35 C40F 36 C490	; ведіп ехе Begin:	LDI XPAH LDI	H(Scale) 1 H(Tune) 2 L(Tune)	
OF4E OF4F OF51 OF52	32 C601 01 40	Play:	XPAL LD XAE LDE	2 @+1(2)	;P2 points to tune ;Get next note code ;Save in ext.
OF53 OF55 OF56	98F0 1C 1C		JZ SR SR	Stop	;Zero = terminator
OF57	10		SR	VIEC	
OF58	D4FC		ANI	X'FC	
OF5A	C8E9		ST	Count	
OF5C OF5E	C412 01		XAE	L(Scale)	
OF5E	D41F		ANI	X'1F	;Get note part
0F61	02		CCL		,
OF62	70		ADE		;no carry out
0F63	31		XPAL	1	;Point P1 to note
0F64	C100		LD	(1)	;Note
0F66	01		XAE		;Put it in ext.
0F67	C118	Hold:	LD ST	+24(1)	;Cycle count
OF69 OF6B	C8D9 40	Peal:	LDE	Cycles	

OF6C OF6E OF70 OF72 OF74	9CO4 8F80 9011 8F00 06	Sound:	JNZ DLY JMP DLY CSA	Sound X'80 More X'00	;Zero = silence ;Unit gap
OF75 OF77 OF7B	E407 07 B8CA		XRI CAS DLD	X'07 Cycles	;Change flags
OF7A	9807		JZ	More	1 S S
OF7C	08		NOP		;Equalize paths to
OF7D OF7F	C410 8F00		LDI DLY	X'10 X'00	Prevent clicks in Sustained notes
0F81	90E8		JMP	Peal	,Sustained notes
0F83	B8CO	More:	DLD	Count	
0F85	94E0		JP	Hold	-
0F87	8F20		DLY	X'20	;Gap between notes
0F89	90C4		JMP	Play	;Get next note
OF8B			. = 0F90		
0F90		Tune:	.BYTE		,02F,04C,00D,02F
0F96			.BYTE		,032,051,00F,02D,
OF9C OFA2			.BYTE .BYTE		,02C,02D,00D,00F ,034,034,034,054,
OFA8			BYTE		,032,032,032,052,
OFAE			BYTE		,031,012,011,00F
OFB4			.BYTE		,012,034,016,032
OFBA			BYTE	071,06F	,080,0

0000

.END

# Organ

; Each key on the keyboard generates a ; different note (though the scale is ; somewhat unconventional!) Relocatable.

			= OF1F		
OF1F		Count:	. = . + 1		
	0D00	Disp: ;	=	0D00	;Display & keyboard
0F20	C40D	Enter:	LDI	H(Disp)	
OF22	35		XPAH	1	
0F23	C400	New:	LDI	L(Disp)	
0F25	31		XPAL	1	
0F26	C408		LDI	08	
0F28	C8F6		ST	Count	;Key row
OF2A	C501	Again:	LD	(0) + 1(1)	
OF2C	E4FF		XRI	OFF	;Key pressed?
OF2E	9808		JZ	No	
0F30	8F00		DLY	00	;Delay with AC = key
0F32	06		CSA		and a second
0F33	E407		XRI	07	;Change flags

OF35 OF36 OF38 OF3A OF3C	07 90EB 88E6 9CEE 90E5	No:	CAS JMP DLD JNZ JMP	New Count Again New
	0000		.END	

# Miscellaneous

**'Message'** gives a moving display of segment arrangements according to the contents of memory locations from 'Text' downwards until an 'end-of-text' character with the top bit set (e.g. 080). Each of the bits 0-6 of the word in memory corresponds, respectively, to the seven display segments a-g; if the bit is set, the display segment will be lit. Most of the letters of the alphabet can be formed from combinations of the seven segments: e.g. 076 corresponds to 'H', 038 to 'L', etc. The speed with which the message moves along the display depends on the counter at OF2D. If the first and last 7 characters are the same, as in the sample message given, the text will appear continuous rather than jumping from the end back to the start.

**'Reaction Timer'** gives a readout, in milliseconds, of the time taken to respond to an unpredictable event. To reset the timer the 'O' key should be pressed. After a random time a display will flash on. The program then counts in milliseconds until the 'MEM' key is pressed, when the time will be shown on the display.

The execution time of the main loop of the program should be exactly one millisecond, and for different clock rates the delay constants will have to be altered:

Rate	Location:	OF2A	0F37	0F39
1MHz		07D	0A8	00
2 MHz		OFA	0A1	01
4 MHz		OFF	093	03

**'Self-Replicating Program'** makes a copy of itself at the next free memory location. Then, after a delay, the copy springs to life, and itself makes a copy. Finally the whole of memory will be filled by copies of the program, and from the time taken to return to the monitor one can estimate the number of generations that lived.

#### Message

Displays a moving message on the 7-segment displays

0000	
OF20         C40D         Tape:         LDI         H(Disp)           OF22         35         XPAH         1           OF23         C400         LDI         L(Disp)           OF25         31         XPAL         1           OF26         C40F         Go:         LDI         H(Text)           OF28         36         XPAH         2           OF29         C4CA         LDI         L(Text)-8           OF2B         32         XPAL         2           OF2C         C4EO         Move:         LDI         X'E O	es sweep speed

DF2E DF30 DF32 DF33 DF35 DF35 DF37 DF39 DF3A DF3B DF3D DF3F DF41 DF43 DF45	C8F0 C407 01 C280 C980 C4FF 02 70 94F5 B8E1 9CEF C6FF 94E7 90DF	Again: Loop:	ST LDI XAE LD ST LDI CCL ADE JP DLD JNZ LD JP JMP	Speed 7 -128(2) -128(1) X'FF Loop Speed Again @-1(2) Move Go	;i.e. decrement ext. ;Move letters ;X'80 = end of text
	ODOO	; first char ; For a cor ; last sever	= is stored b acter is 'en n character in character	d of text', i essage, firs is must be t	X'80. st and
DF47 DFA0 DFA6 DFAC DFB2 DFB8 DFB8 DFB8 DFC4 DFC4 DFCA DFD0	0FD2	Text	. = OFAO .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE = .	077,039 040,06D 07F,040 040,06E 040,077 039,040	,079,06D,040,037 ,040,03E,03F,06E ,077,040,06E,03E ,079,037,030,071 ,038,038,03F,01F ,040,06D,030,040 ,071,03F,040,06D ,079,06D,040,037 ;start of message

0000

.END

#### •

# Self-Replicating Program

		; execut ; Only po		elf and then rocessor which able code, like	
	FFFC 000D	; LDX STX	=		;offset for load ;offset for store
0000		<i>'</i>	. = 0F12		
OF12 OF14	C4FC 01	Head:	LDI XAE	LDX	
OF15	C080	Loop:	LD	-128(0)	;PC-relative-ext = offset

OF17 OF18	01 02		XAE CCL	
0F18	F411		ADI	S
OF1B	01		XAE	
OF1C	C880	Store:	ST	-
OF1E	40		LDE	
OF1F	03		SCL	
0F20	FC10		CAI	S
0F22	01		XAE	
0F23	40		LDE	
0F24	E414		XRI	L
0F26	9CED		JNZ	L
0F28	8FFF		DLY	>
0F2A		Last	= .	
	0000		.END	

STX-LDX -128(0) ;ditto STX-LDX-1 ;i.e. increment ext. Last-Loop-1 ;finished? Loop X'FF ;shows how many copies ;were executed.

#### **Reaction Timer**

; Gives readout of reaction time in milliseconds

; display lights up after a random delay

; Press'MEM' as quickly as possible.

; Press 'O' to play again. (Relocatable)

; 150 = excellent, 250 = average, 350 = poor

	01F4	Cycles	=	500	;SC/MP cycles per msec
	OFOO	Ram	= ,	OFOO	
	0D00	Disp	=	0D00	
	0005	Adlh	=	5	
	000C	Adl	=	12	
	000E	Adh	=	14	
	015A	Dispa	=	015A	;'Address to segments'
		;			
0000			. = 0F20		
0F20	C401	Begin:	LDI	H(Dispa)	
0F22	37		XPAH	3	
0F23	C459		LDI	L(Dispa)-	- 1
0F25	33		XPAL	3	
0F26	C205		LD	Adlh(2)	; 'Random' number
0F28	01	Wait:	XAE		
0F29	8F7D		DLY	Cycles/4	
OF2B	02		CCL		
OF2C	70		ADE		;Count down
0F2D	94F9		JP	Wait	
OF2F	C903		ST	+3(1)	;Light'8' on display
0F31	40		LDE		;Now zero
0F32	CAOC		ST	Adl(2)	
0F34	CAOE		ST	Adh(2)	
		;Main loo	p; length w	ithout DLY	$r = 151 \mu$ cycles
0F36	C4A8	Time:	LDI	(Cycles-1	51-13)/2
0F38	8F00		DLY	0	
0F3A	03		SCL		
OF3B	C20C		LD	Adl(2)	

OF3D OF3E OF40 OF42	68 CAOC C2OE 68		DAE ST LD DAE	Adl(2) Adh(2)	
OF43 OF45 OF46	CAOE 40 02		ST LDE CCL	Adh(2)	
0F47 0F49	F903 98EB		CAD JZ	+ 3(1) Time	;Test for key
OF4B OF4C	3F 90FD	Stop:	XPPC JMP	3 Stop	;Go display time ;Illegal return
OF4E	90D0		JMP	Begin	;Number key
OF50		;	. = 0FF9		;Pointers restored ;From ram
OFF9 OFFB	0D00 0F00		.DBYTE .DBYTE	Disp Ram	;P1-> Display ;P2-> Ram
	0000	÷	.END		

# MK 14 VDU Instructions

The MK14 VDU is memory mapped and works by DMA (Direct Memory Access) of the MK14 memory. It must be connected to the address bus and the data bus of the MK14. Each time the VDU needs to read the memory (so that it can display its contents) the VDU sends a signal to stop the SCMP (this signal is called NENIN). It then takes NRDS low and counts up twice through the addresses on A0 – A7 meanwhile displaying their contents. The memory page (1 page = 256 bytes) selected depends on the inputs PS1 – PS4 (page selects) which correspond to A8  $\rightarrow$  A11. If these are changed half way through a vertical scan of the TV two different pages may be displayed. The VDU requires only a +5 volts stabilised power supply from the MK14 regulator. A heatsink will be necessary.

#### Construction Notes.

- We recommend you use sockets for all the integrated circuits.
- 2. When soldering use a minimum of solder and a fine tipped soldering iron.
- 3. The holes are plated through and you should not solder both sides of the board.
- 4. Check the board carefully for any flaws.
- Carefully read all the notes we supply. If you are truly uncertain about how to proceed contact us for more information.
- Use reasonable caution when handling CMOS components.

Component List.

Part Number	Value	Remarks
R1, R16	470	Yellow Violet Brown
R2, R11, R14, R17	1K2	Brown Red Red
R3, R4	27K	Red Violet Orange
R5, R7, R10, R12, R13, R15	4K7	Yellow Violet Red
R8	2K4	Red Yellow Red
R9	150	Brown Green Brown
R6	-	Not required
C1, C2, C3, C4, C5, C6, C7		Any value between 30N and 100N
C8	_6N8 10 A	-6N8 or 682 6 . Ol
C9	220	220K or 221
C10	-	Not required
C11	B2 (00	821 101
D1		Blue body, White band + ve.
Q1, Q2, Q3, Q4	BC239	
IC1	74L86	
IC2	74LS20	May be 74L20
IC3	74LS93	• • • • • • • • • • • • • • • • • • •
IC4	74LS74	May be 74L74
IC5	4011	May be 5611
IC6	4040	May be 5640
IC7, IC12	74LS04	May be 74L04
IC8	74LS157	May be 81L22 or 74L157
IC9, IC10	80L95	
IC11	74LS27	
IC13	4012	May be 5612
IC14	74LS00	May be 74L00
IC15	DM8678CAB	Character generator
IC16	74LS165	May be 8590

Astec UM1233 Modulator Printed Circuit Board. First of all make the following connections. If you have an issue 4 or issue 5 board the connections can be made through a double sided connector at the top of the MK14 board.

VDU connection*		Name	MK14 con	nection	Remarks
	a1	0V	pin 20 of	IC1	Zero volts
	a2	AO	pin 25	"	Address bus
	a3	A1	pin 26	"	"
	a4	A2	pin 27		"
	a5	A3	pin 28		"
	a6	A4	pin 29	"	"
	a7	A5	pin 30	"	"
	a8	A6	pin 31	"	"
	a9	A7	pin 32	"	"
	a10	A8	pin 33		"
	a11	A9	nin 34		
	a12	A10	pin 35	"	"
	a13	A11	pin 36	"	"
	a18	DO	pin 16	"	Data bus
	a19	D1	pin 15		"
	a20	D2	pin 14	**	
	a20 a21	D3	pin 13		,
	a22	D4	pin 12	"	
	a23	D5	1 . 1:		
	a23 a24	D6	pu: 10		
	a25	D7	pin 9		
	a25 a28	NRDS	pin 2		Negative read strobe
	a20 a31	NENIN	pin 3	"	Stop processor
		+5V	pin 3 pin 40		Power supply
	a32	+5V	piii 40		Fower suppry

\*looking at the component side of the PCB, row a is closest to the end of the board and connections 32 are at the side nearest to Q3 and Q4.

VDU connection		nnection	Name	MK14 connection	Remarks		
	b9 b10 b11 b12		PS1 PS2 PS3 PS4	Hard wired to +5V, 0V, or an IO port	These determine which pages are displayed by the VDU. As a first test connect PS1, PS2, PS3, PS4 to 0V.		
	b13	VDU O	FF	FLAG 1	Take low (natural state on reset) to turn VDU on.		
	b14	GRAPH	ICS/CHARS	Can connect to flag or be switched	Take low for character mode, high for graphics.		
	b15	REVER	RSE PAGES	"	Take low to reverse top and bottom pages.		
	b16	INVER	T VIDEO	"	Take low to give reverse video (black on white).		
	b17	TOP P/	AGE	-	High when first half of TV picture displayed.		
b27 XOUT			pin 38 of IC1	Clock signed at 4Mhz. (not 4.43 Mhz).			

It is also necessary to make the following modifications to the MK14 board.

1. Connect a 4K7 resistor from NWDS (pin 1 of IC1) to +5V (pin 40 of IC1).

- 2. Cut the connection from pin 3 of IC1 (NENIN) to OV.
- 3. Cut the connection from pin 3 of IC1 to pin 15 of IC10.
- Remake connection from pin 15 of IC10 to 0V.

When first testing the VDU connect b9 - b12 to 0V and leave b14 - b17 unconnected. On powering up the MK14 the LED display should work normally. If the output of the UHF modulator is connected to the aerial socket of a UHF TV you should be able to find a strong signal from the VDU on channel 36 showing a bit-map of the monitor.

You will notice that the top half and lower half of the screen are the same. Now disconnect b11 from 0V and connect it to b17. The screen will now display the first two %K pages of memory (the monitor PROM). If you connect b16 to 0V the picture will invert. If you connect b14 to 0V the display will show the contents of memory as ASCII characters. If you connect b15 to ground the top and bottom pages will swap round.

Next try connecting b9, b11 and b12 through a 1K resistor to +5V. The VDU will now display the normal RAM (0F00 – 0FFF) and extra RAM (0B00  $\rightarrow$  0BFF) on the screen. Notice how some locations flicker as they are continuously changed by the program in the monitor PROM. This flicker disappears if the RESET button is depressed. Try connecting b14 to b17 to produce a display which is part graphics and part characters. Notice that you can change the characters by writing new values into the extra RAM area ( $20_{16}$  corresponds to a space). You can change the pattern in the graphics area by writing into 0F12  $\rightarrow$  0FFF. ( $00_{16}$  corresponds to a blank). Notice how the eight bits of each byte are spread out in a row.

Finally write 02 into 0FFF and press GO. (This is a quick way of setting FLAG 1). The VDU display should blank and the MK14 will run at full speed so that you can load taped programs. Press reset to turn on the VDU again.

NB: When running the VDU causes program execution to run about 6% slower.

The following three programs illustrate how to use an MK14 fitted with the extra RAM, RAM-I/0 chip and VDU. If the Extra RAM and normal RAM are displayed by the VDU the only RAM area remaining for user program is the RAM of the RAM-I/0 chip. The following three programs fit into these 80<sub>16</sub> bytes. One can of course use part of the VDU RAM for larger user programs but then they will appear on the display. It is straightforward to add more RAM if this proves necessary.

BIT is a subroutine that can be used to turn on and off and read the spots of a graphics display. It forms the basis of a graphics program. (b14 should be taken to +5V through a 1K resistor).

PUTC is a subroutine which makes the MK14 VDU behave like a standard VDU. It puts the ASCII character corresponding to the byte in the accumulator (lower six bits only) onto the screen in consecutive locations and handles the codes for Carriage Return, Line Feed, Vertical Tab, Backspace and Horizontal Tab. (b14 should be wired to 0V).

SHOWCH is a short demonstration program which clears the screen and then displays the font of the character generator. (b14 should be wired to 0V).

A Short Technical Description.

The MK14 VDU uses a 74LS74, a 74LS93 and a 4040 as a counter chain to count the 312 lines of a TV display and to generate row and column addresses for character or graphics display.

A 74LS157 is used to select the different mappings required for graphics bit map (eight bytes in a row) and for character display (16 bytes in a row). Two 80L95s isolate the VDU from the address and data bus when it is being used by the SCMP. A 4011 generates the sync pulse waveforms. A 74L86 is used to invert the video and buffer the CMOS. Further buffering is performed by the two 74LS04s.

A 74LS165 parallel in/serial out shift register generates the graphics by shifting out the data read on the databus and a DM8678 character generator chip is used to generate ASCII characters from the lower six bits of the databus.

The other chips control the use of the address and databus by the SCMP and VDU and provide the necessary signals for the shift register and character generator.

Two transistors are used to buffer NENIN, XOUT and a further two to form a composite video signal which is fed into the onboard modulator.

#### BIT PROGRAM FOR MK14 VDU

0880	02	BIT	CCL	P1 should point to the page to be displayed.
0881	CAFF		ST BIT(2)	This routine requires P2 to point to a stack.
0883	C201		LD Y(2)	0(2) should contain X and 1(2) contain Y
0885	IE		RR	where $0 \le X \le 63$ and $0 \le Y \le 31$ . Values outside
0886	IE		RR	these ranges are mapped on modulo 64 and 32.
0887	IE		RR	If on entry the accumulator contains
0888	IE		RR	a) 00 the bit at (X,Y) is cleared.
0889	IE		RR	b) 01 the bit at (X,Y) is set
088A	D4F8		ANI X'F8	c) FF the bit at (X,Y) is read and the value
088C	01		XAE	returned in the accumulator (0 for zero).
088D	C200		LD X(2)	
088F	1C		SR	
0890	1C		SR	
0891	10		SR	
0892	D407		ANI X'07	
0894	70		ADE	
0895	31		XPAL 1	X and Y are used to calculate PIL.
0896	C200		LD X (2)	
0898	D407		ANI X'07	
089A	02		CCL	
089B	F424		ADI X'24	Use PC relative extension register addressing
089D	01		XAE	to obtain a suitable mask for the bit
089E	C080		LD E(0)	corresponding to (X, Y).
08A0	CAFE		ST MASK (2)	
08A2	C2FF-		LD BIT (2)	
08A4	940A		JP PUT	
08A6	C100	GET:	LD 0(1)	Read bit
08A80	D2FE		AND MASK (2)	
08AA	9814		JZ RET	
08AC	C401		LDI X'01	
08AE	9010		JMP RET	
08Bo	9802	PUT:	JZ S	If zero clear a bit.
0882	C2FE		LD MASK (2)	Set a bit
0884	01	S:	XAE	
0885	C2FE		LD MASK (2)	
08B7	E4FF		XRI X'FF	
08B9	D500		AND 0(1)	
08BB	70		ADE	
08BC	C900		ST 0(1)	
08BE	C2FF		LD BIT (2)	
0800	3F	RET:	XPPC 3	
08C1	90BD		JMP BIT	
08C3	80402010	08040201		Table of mask values

0880	C40F	SHOWCH	LDI X'OF	This routine requires only the RAM-I/O
0882	35		XPAH 1	chip and Extra RAM to be fitted. It
0883	C400	S1	LDI X'00	first blanks the screen and then displays
0885	31	S2	XPAL 1	the character set.
0886	C420		LDI X'20	
0888	CD01		ST @ 1(1)	
088A	31		XPAL 1	
088B	9CF8		JNZ S2	
088D	35		XPAH 1	
088E	E40€		XRI X'0C	
0890	9804		JZ S3	
0892	C40B		LDI X'0B	
0894	90EC		JMP S1	
0896	31	S3	XPAL 1	
0897	C40B		LDI X'0B	
0899	35		XPAH 1	
089A	C443		LDI X'43	
089C	C902		ST 2(1)	
089E	C448		LDI X'48	
08P0	C903		ST 3(1)	
08A2	C441		LDI X'41	
08A4	C904		ST 4(1)	
08A6	C452		LDI X'52	
08A8	C905		ST 5(1)	
08AA	C43D		LDI X'3D	
08AC	C906		ST 6(1)	
08AE	A807	S4	ILD 7(0)	
08B0	C907		ST 7 (1)	
08B2	8FFF		DLY X'FF	
08B4	90F8		JMP S4	

#### PUTC ROUTINE FOR MK14

	0880	01	PUTC	XAE	The character whose ASCII code is in
	0881	02		CCL	the accumulator is written to the next
	0882	C40B		LDI H(EXTRA RAM)	character cell on the screen,
	0884	35		XPAH 1	Carriage Return, Line Feed, Vertical Tab,
	0885	40		LDE	Backspace and Horizontal Tab are interpreted.
	0886	E40D		XRI 00D	
	0888	981B		JZ CR	
	088A	E407		XRI 007	
	088C	981C		JZ LF	
	088E	E401		XRI 001	
	0890	981D		JZ VT	
	0892	E403		XRI 003	
	0894	9828		JZ BS	
P.	0896	E401		XRI 001	
5	0898	9803		JZ HT	
	089A	40		LDE	
	0898	C900		ST 0(1)	
	089D	31	нт	XPAL 1	
	089E	F401		ADI 001	
	08A0	31	S2.	XPAL 1	
	08A1	40		LDE	
	08A2	3F		XPPC 3	
	08A3	90DB		JMP PUTC	
	08A5	31	CR	XPAL 1	
	08A6	D4F0		ANI OFO	
	08A8	90F6		JMP S2	
	08AA	31	LF	XPAL 1	
	08AB	F410		ADI 010	
	08AD	90F1		JMP S2	
	08AF	C400	VT	LDI 000	
	08B1	CAFF		ST-1(2)	
	0883	31	S1	XPAL 1	
	0884	C420		LD! 020	
	08B6	C900		ST 0(1)	
	0888	AAFF		ILD-1(2)	
	088A	9CF7		JNZ S1	
	OBBC	90E2	and the second	JMP S2	
	OBBE	31	BS	XPAL 1	
	OBBF	F4FF		ADI OFF	
÷	08C1	90DD		JMP S2	

.

## Science of Cambridge Limited

