## Contents

Part 1 Construction. Basic Principles. Operating Instructions
Part 2 Application Programs

## Part 1

Section 1 Introduction to the kit. ..... 2
Section 2 The Manual-its objectives and usage ..... 3
Section 3 Construction procedure. Notes on soldering ..... 4
Section 4 Power Connect and Switch On ..... 10
Section 5 Monitor Operation ..... 11
Section 6 Basic Principles of the MK 14 ..... 19
Section 7 MK14 Language-Binary and Hexadecimal ..... 23
Section 8 Programming Notes ..... 30
Section 9 Architecture and Instruction Set ..... 35
Section 10 Writing a Program ..... 43
Section 11 RAM I/O ..... 51
Part 2
Monitor program listing* ..... 58
Mathematical ..... 68
Multiply
Divide
Square Root
Greatest Common Divisor
Electronic73
Puise Delay
Digital Alarm Clock
Random Noise
System ..... 77
Decimal to Hex
Relocator
Serial data input*
Serial data output*
Games ..... 84
Moon Landing
Duck Shoot
Mastermind
Silver Dollar Game
Music ..... 95
Function Generator
Music Box
Organ
Miscellaneous ..... 100
Message
Self-Replicating Program
Reaction Timer
Devised and written by: David Johnson-Davies
except programs marked thus*

## 7 Introduction to the kit

The MK14 comprises a full set of components to build up a completely functional computer.
When the unit has been correctly assembled only the connection of a suitable power source is needed for the display to light up and the user then finds that command and control of the unit is literally at his fingertips via the keyboard.
Having mastered the simple rules for operation of the keyboard and interpretation of the display, it is immediately possible to study the workings of the system and the computer's instructions, and experiment with elementary programming.
From this point the user can progress to the library of ready-written programs available in Part II of this manual, and to programs of his own invention. Because of the inherently enormous versatility of the digital computer it is hard to suggest any particular direction which the independent programmer may take. Arithmetic, logic, time measurement, complex decision making, learning ability, storage of data, receiving signals from other equipment and generating responses and stimuli can all be called upon.
Thus calculators, games, timers, controllers (domestic, laboratory, industrial), or combinations of these are all within the scope of the machine.

## External circuits



Fig. 1.1

Components of the kit include central processor, pre-programmed control memory, read-write memory, input/output circuits, the terminal section i.e. the keyboard and display, and interfacing to the terminal.

This line-up corresponds to the basic elements present in even the most sophisticated multi-million pound computer. Indeed the fundamental principles are identical. However, the user of the MK14 who wishes to understand and utilise these principles has the advantage of being able to follow in detail the action and interaction of the constituent parts, which are normally inaccessible and invisible to the big computer operator. Do not regard the MK1 4 as an electronics construction project. The MK14 is a computer, and computers are about software. It is the program which brings the computer to life, and it is the program which is capable of virtually infinite variation, adjustment and expansion. Of course an understanding of the architecture of the machine and the functions of the separate integrated circuits is valuable to the user. But these aspects conform to a fairly standard pattern and the same straightforward set of interconnection rules regardless of the task or function the computer is performing.

## The Manual -its objectives and uses

The MK14 is intended to bring practical computing to the widest possible range of users by achieving an absolute minimum cost. The wider the user spectrum, the wider, to be expected will be the variation of expertise the manual has to cater for; from the total novice, who wishes to learn the basic principles and requires thorough explanation of every aspect, to the experienced engineer who has immediate practical applications in view. Additionally, the needs of the beginner can be sub-divided into three parts:-

1. An informal step by step procedure to familiarise with the operation of the MK14. If this is arranged as an interactive 'do' and 'observe' sequence, it becomes a comparatively painless method of getting a practical 'feel' for the computing process. Section 5.
2. A formal definition/description of the significant details of the microprocessor itself, i.e. its architecture and instruction set. Users of all levels are strongly recommended to study this section, (Section 9) at an early stage. It is supported by a programme of practical exercises aimed to precisely demonstrate the elemental functions of the device, and the framework inside which they operate. It is emphasised that to gain the most complete fluency in what are the basics of the whole subject is not merely well worth the effort but is essential to the user's convenience?
3. An explanation of the general principles of the digital processor, along with the associated notation and conventions, section 6. This also breaks down into the joint aspects of hardware and software. Clearly parts of the above will also prove useful to the knowledgable user who, however, will probably be able to skip the advice in section 3 on basic electronic assembly technique. The control part of this section contains information specifically pertinent to the MK14 and should be read by all.
Further sections to be referenced when the MK 14 has been assembled, and the user has built up a working understanding, are those discussing programming techniques and methodology. From that point the applications examples of varying degrees of complexity and function, in Part II, should be possible for the reader to tackle.

Note: This manual applies to kits with Issue 4 or 5 boards and the revised SCIOS monitor.

# 2 Construction procedure Notes on soldering 

The construction of the unit is a straightforward procedure consisting of inserting the components in the correct positions and soldering them in place. If this is done without error the system should become functional as soon as power is applied. To ensure that this happens without any hitches some recommendations and advice are offered. A step-by-step construction procedure with a diagram is laid down. An appendix to this section contains notes on soldering techniques.

## Plug in socket option for integrated circuits

The I.C. components utilised in the MK1 4 are both robust and reliable. But accidents are possible-and should an I.C. be damaged either during construction or later, its identification and replacement is made many orders easier if devices are mounted in sockets. Socket usage is therefore most strongly recommended, particularly where the user is concerned with computing rather than electronics. Science of Cambridge offer a MK14 rectification service specifying a component cost only replacement charge when the system in question is socket equipped.

## Integrated Circuit Device Handling

M.O.S. integrated circuits historically have gained a reputation for extreme vulnerability to damage from static electricity. Modern devices while not unbreakable embody a high degree of protection. This means that high static voltages will do no harm as long as the total energy dissipated is small and a practical rule of thumb is that if the environment is such that you yourself don't notice static shocks, neither will the I.C. It is essential for the soldering iron to be earthed if I.C.'s are being soldered directly into the P.C. board. The earth must ground the soldering iron bit. This warning applies to any work carried out which might bring the soldering iron into contact with any I.C. pin.
Catastrophe is achievable with minimum trouble if certain components are fitted the wrong way round.

## Component Orientation and I.C. Pin Numbering

Three types belonging to the kit must be oriented correctly. These are the I.C.'s, the electrolytic capacitors and the regulator.
(i) I.C's are oriented in relation to pin 1 . Pin 1 can be identified by various means; fig. 3.1 illustrates some of these:-

Drawing Viewed


Pin 1 itself may bear a faint indentation or a slight difference from other pins. The remaining pins are numbered consecutively anti-clockwise from Pin 1 viewing device as in Fig. 3.1.
Note position of type no. is not a reliable guide.
(ii) Electrolytic capacitors have a positive and a negative terminal. The positive terminal is indicated by $a^{\prime}+{ }^{\prime}$ sign on the printed circuit. The capacitor may show a ' + ' sign or a bar marking by the positive terminal. The negative is also differentiated from the positive by being connected to the body of the device while the positive appears to emerge from an insulator.
(iii) The regulator has a chamfered edge and is otherwise asymmetricalrefer to assembly diagram.

## Assembly Procedure

Equipment required-soldering iron, solder, side-cutters or wire snippers.

## Step No. Operation

1 Identify all resistors, bend leads according to diagram and place on layout diagram in appropriate positions.

2 Insert resistors into printed circuit and slightly bend leads at back of board so that resistors remain in place firmly agajnst the P.C.

3 Solder resistors in place and cut surplus leads at back of printed circuit.

4 Re-check soldered joints and component positioning.
5 Identify all capacitors, bend leads according to diagram and place on layout diagram in appropriate positions.

6 Insert capacitors into printed circuit and slightly bend leads behind board so that capacitors remain in place firmly against the P.C.

7 Solder capacitors in place and cut surplus leads behind P.C.
8 Check soldered joints, component positions and orientation.
9 (If sockets are being used skip to step 14). Identify and place in position on diagram all I.C's with particular reference to orientation.

10 Insert I.C's into P.C. Note:- The I.C. pins will exhibit a degree of 'splay'. This allows the device to be retained in the P.C. mechanically after insertion so do not attempt to straighten, and use the following technique: place one line of pins so they just enter the board; using a suitable straight edged implement, press opposing row of pins until they enter the board; push component fully home.

11 Re-check device positioning and orientation with EXTREME care!

## Step No. Operation

12 Solder I.C's in place. It is not necessary to snip projecting pins.
13 Re-check all I.C. soldered joints. (skip to step 20)

14 Place appropriate sockets in position on diagram. See Fig. 3.2 (centre pages).

15 Insert first or next socket in P.C. board. These components are not self retaining so invert the board and press onto a suitably resilient surface to keep socket firmly against the board while soldering.

16 Solder socket into position.
(repeat steps 14-16 until all sockets are fitted)
17 Identify and place into position on diagram all I.C's with particular reference to orientation.

18 Transfer I.C's one-by-one to P.C. assembly and place in appropriate sockets.

19 Check all socket soldered joints.
20 Insert regulator and solder into position. See Fig. 3.3.
21 Insert push button and solder into position. See Fig. 3.4.
22 Mount keyboard. See Fig. 3.5.
23 Mount display. See Fig. 3.6.
24 Ensure that all display interconnections are correctly aligned and inserted.

25 Solder display into position.
26 Solder crystal in position.
27 Re-check all soldering with special reterence to dry joints and solder bridges as described in appendix on soldering technique.

28 (Optional but advisable). Forget the whole job for 24 hours.
29 Re-inspect the completed card by retracing the full assembly procedure and re-checking each aspect (component type, orientation and soldering) at each step.
When the final inspection is satisfactorily completed proceed to section 4, Power Connect and Initial Operation.


Fig. 3.4

Fig. 3.6


## Appendix Soldering Technique

Poor soldering in the assembly of the MK14 could create severe difficulties for the constructor so here are a few notes on the essentials of the skill.

The Soldering Iron Ideally, for this job, a $15 \mathrm{~W} / 25 \mathrm{~W}$ instrument should be used, with a bit tip small enough to place against any device pin and the printed circuit without fouling adjacent joints. IMPORTANT-ensure that the bit is earthed.

Solder resin cored should be used. Approx. 18 S.W.G. is most convenient.

Using the Iron The bit should be kept clean and be sufficiently hot to form good joints.
A plated type of bit can be cleaned in use by wiping on the dampened sponge (if available), or a damp cloth. A plain copper bit corrodes fairly rapidly in use and a clean flat working face can be maintained using an old file.A practical test for both cleanness and temperature is to apply a touch of solder to the bit, and observe that the solder melts instantly and runs freely, coating the working face.

Forming the Soldered Joint - with the bit thus 'wetted' place it into firm contact with both the component terminal and the printed circuit 'pad', being soldered together. Both parts must be adequately heated. Immediately apply solder to the face of the bit next to the joint. Solder should flow freely around the terminal and over the printed circuit pad. Withdraw the iron from the board in a perpendicular direction. Take care not to 'swamp' the joint, a momentary touch with the solder should be sufficient. The whole process should be complete in one or two seconds. The freely flowing solder will distribute heat to all part of the joint to ensure a sound amalgam between solder and pad, and solder and terminal. Do not hold the bit against the joint for more than a few seconds either printed circuit track or the component can be damaged by excessive heat.

Checking the Joint A good joint will appear clean and bright, and the solder will have spread up the terminal and over the pad to a radius of about $\frac{1}{18}$ inch forming a profile as in Fig. 3.7(a).

Fig. 3.7 Unreliable or no contact


Fig 3.7 (b) and (c) show exaggerated profiles of unsuccessful joints. These can be caused by inadequate heating of one part, or the other, of the joint, due to the iron being too cool, or not having been in direct contact with both parts; or to the process being performed too quickly. An alternative cause might be contamination of the unsoldered surface.

Re-making the Joint Place the 'wetted' iron against the unsatisfactory joint, the solder will then be mostly drawn off. Re-solder the joint. If contamination is the problem it will usually be eliminated after further applications by the flux incorporated within the solder.

Solder 'Bridges' - can be formed between adjacent tracks on the printed circuit in various ways:-
(i) too cool an iron allowing the molten solder to be slightly tacky
(ii) excessive solder applied to the joint
(iii) bit moved away from the joint near the surface of the board instead of directly upwards
These bridges are sometimes extremely fine and hard to detect, but are easily removed by the tip of the cleaned soldering iron bit.

Solder Splashes-can also cause unwanted short circuits. Careless shaking of excess solder from the bit, or allowing a globule of solder to accumulate on the bit, must be avoided. Splashes are easily removed with the iron.

In summary, soldering is a minor manual skill which requires a little practise to develop. Adherence to the above notes will help a satisfactory result to be achieved.

## $\Lambda$ Power Connect and Switch On

The MK 14 operates from a 5V stabilised supply. The unit incorporates its own regulator, so the user has to provide a power source meeting the following requirements:-

## Current <br> consumption

Basic kit only: 400 mA

+ RAM I/O option: +50 mA
+ extra RAM option: +30 mA
Max I/P permitted voltage (including ripple) 35 V
Min I/P permitted voltage (including ripple) 7V
Batteries or a mains driven power supply may be used. When using unregulated supplies ensure that ripple at the rated current does not exceed the I/P voltage limits.
If a power source having a mean output voltage greater than IOV has to be used, a heat sink must be fitted to the regulator. A piece of aluminium or copper, approx. 18 s.w.g., of about two square inches in area, bolted to the lug of the regulator should permit input voltages up to about 18 V to be employed.
Alternatively a suitable resistor fitted in series with the supply can be used. To do this the value of the series resistor may be calculated as follows:-
$2 \times$ (minimum value I/P voltage -7 ) $\Omega$
Resistor dissipation will be $0.5 \mathrm{~W} / \Omega$
Having selected a suitable power supply the most important precaution to observe is that of correct polarity. Connect power supply positive to regulator I/P and power supply negative to system ground.
Switch on.
Proper operation is indicated by the display showing this: -


The left-hand group of four digits is called the address field and the righthand group is the data field.
If this works-congratulations!
Before proceeding to the next section on operating the MK14 you should first tie the SENSE-A input to ground (unless you are using the single-step circuit). This involves linking pin 5 to pin 26 on the top edge connector.

## 5 Monitor Operation

To help the user become accustomed to commanding and interrogating the MK14 an exercise consisting basically of a sequence of keyboard actions, with the expected display results, and an explanatory comment, is provided.
Readers who are not familiar with hexadecimal notation and data representation should refer to section 7 .
It will be clear to those who have perused the section dealing with MK 14 basic principles that to be able to utilise and understand the unit it is necessary firstly to have the facility to look at the contents of locations in memory I/O and registers in the CPU, and secondly to have the facility to change that information content if desired.
The following shows how the monitor program held in fixed memory enables this to be done.

## Examining Memory

Operator Display Comment Action

| Reset | 000000 | The contents of memory location zero are <br> are displayed in the data field. |
| :---: | :---: | :---: |
| MEM | 0001 CF | Next address in sequence is displayed, and the <br> data at that address. |
| MEM | 0002 FF | Address again incremented by one, and the <br> data at the new address is displayed. |

MEM 0003 90 Next address and contents are displayed
The user is actually accessing the beginning of the monitor program itself. The items of data 00, CF, FF, 90 are the first four instructions in the monitor program.
It is suggested that for practise a list of twenty or thirty of these is made out and the appropriate instruction mnemonics be filled in against them from the list of instructions in Section 9. Additionally, this memory scanning procedure offers an introduction to the hexadecimal numbering method used by the addressing system, as each MEM depression adds one to the address field display.

## Loading Memory

Note: symbol X indicates when digit value is unpredictable or unimportant.

| Operator Action | Display |  | Comment |
| :---: | :---: | :---: | :---: |
| 0 | 0000 | XX | First digit is entered to address field, higher digits become zero. |
| F | OOOF | XX | Second address digit keyed enters display from right. |
| 1 | OOF1 | $X X$ | Third address digit keyed enters display from right. |
| 2 | OF12 | $X X$ | This is first address in RAM available to the user (basic version of kit). |
| TERM | OF12 | $X X$ | TERM changes to 'data-entry' mode. |
| 1 | OF1 2 | 01 | Data placed in RAM. |
| MEM | OF13 | $X X$ | Address is incremented. |
| 1 | OF13 | 01 | New data. |
| 1 | OF13 | 11 | is keyed and placed in RAM. |
| MEM | OF14 | XX | Data |
| 22 | OF14 | 22 | is loaded |
| MEM | OF15 | $X X$ | into |
| 33 | OF15 | 33 | successive locations |
| MEM | OF16 | XX |  |
| Operator Action | Display |  | Comment |
| ABORT | OF16 | 44 | Get back into 'address-entry' mode. |
| OF1 2 | OF1 2 | 01 | Enter original memory address and |
| MEM | OF13 | 11 | check that data |
| MEM | OF14 | 22 | remains as |
| MEM | OF15 | 33 | was |
| MEM | OF16 | 44 | loaded. |

Switch power off and on again. Re-check contents of above locations. Note that loss of power destroys read-write memory contents. Repeat power off/on and re-check same locations several times - it is expected that RAM contents will be predominately zero, and tend to switch on in same condition each time. This effect is not reliable.

## Entering and Executing a Program

## Operator Display Comment

Action

| Reset | 000000 |  |
| :--- | :--- | :--- |
| $0, F, 2,0$ | OF20 XX | Enter program starting at OF20 |
| TERM | OF20 XX |  |
| 9,0 | OF20 90 |  |
| MEM | OF21 XX |  |
| F, E | OF21 FE |  |
| ABORT | OF21 FE |  |
| O,F,2,0 | OF2090 | Enter start address |
| GO | blank | commence execution |

The program consists of one instruction JMP-2 (90FE in machine code). 90 represents the jump operation; FE represents - 2 , meaning back two locations.
If this exercise failed to work you may have omitted to join the SENSE-A input to ground. See Section 4 again.

We have created the most elementary possible program - one that loops round itself. There is only one escape-RESET which will force the CPU to return to location 0 .

RESET 000000 Reset does not affect memory the instruction JMP - 2 is still lurking to trap the user.

## Monitor Operation Summary

| TERM | -Change to 'data entry' mode |
| :--- | :--- |
| MEM | -Increment memory address |
| ABORT | -Change to 'address entry' mode |
| GO | - Execute program at address displayed |

Note that the value displayed in the data field is the actual data at the location addressed, so an attempt to enter data into ROM will have no effect.

## MK14 Schizophrenia

The exercises above illustrate a fundamental aspect of the MK14. While the user is entering commands and data through the keyboard and observing responses on the display the CPU is executing the monitor program which resides in the fixed data memory area. This is so, notwithstanding the fact that data values may be read and written in other parts of memory. All instructions are being derived from the monitor.

However as soon as GO command is entered, in conjunction with an address elsewhere in memory, the CPU is made to execute alternative program, and the characteristics of the system can be totally transformed. Thus an MK14 can have as many personalities as it can have different program in memory.
When in user program the MK14 is utterly "unaware" of the existence of the monitor, but the monitor does "know" certain basic data concerning the user program and the only bridge between monitor and user program is the GO command.

## Specifying Register Contents

On transferring control from the monitor to your own program the CPU registers (except P3) are loaded from the block of read/write memory locations OFF9-OFFF. By modifying the contents of these locations you can specify the initial contents of the CPU registers before your program is executed.
Pointer register P3 is not saved alongside the other registers since it is used to hold the address for returning to the monitor program.
OFF9 P1H

OFFA P1L
OFFB P2H
OFFC P2L
OFFD A
OFFE E
OFFF S

Fig. 5.1 Image of CPU Registers in Read/Write Memory.

## Inserting Breakpoints

The instruction:
X'3F (mnemonic XPPC 3).
if encountered in a program will cause an orderly return to the monitor. When control is returned to the monitor in this way the current contents of the SC/MP registers are copied out into the block of read/write memory OFF9-OFFF. Using the monitor 'memory examine' function you can then inspect this image of the registers and find out what they contained when the $X^{\prime} 3 F$ instruction was encountered.

## Single-Step

The single-step facility allows you to step through a program being debugged, executing it a single instruction at a time, the next address and op-code being displayed after each step.
Some additional hardware is needed to implement the single-step facility; this is contained in two TTL packages, a 7493A binary counter, and a 7400 quad two-input NAND gate package. The circuit is shown in Fig. 5.1.


Fig. 5.1. Circuitry needed to implement single-step.

Note: the 7493 is also suitable but has a different pin-out.

## Operation is as follows:

With the switch in 'NORMAL' position the monitor behaves as described previously. With the switch in 'SS' position pressing 'GO' will go to the program at the address displayed, but will only cause one instruction to be executed - the display will then show the next
instruction and address. Repeatedly pressing 'GO' will step through the program. In between steps the contents of the user's registers, stored in RAM at OFF9 - OFFF, can be examined or altered using the monitor in the usual way. The switch may be returned to 'NORMAL' at any time; the next time ' $G O$ ' is pressed, the program will be executed in the normal way.
The single-step facility will appear to step over XPPC 3 instructions when encountered ( $X^{\prime} 3 F$ ) since they reverse the effect of the interrupt used for single-stepping. The single-step program will also behave strangely when used to step over HALT instructions ( $\mathrm{X}^{\prime} 00$ ), since the HALT flag is used by the single-step program.

## Offset Calculation

The offset-calculation program is located at 0093 in the monitor, and it saves you the trouble of calculating jump operands.
Suppose we had the following program ....
ØFC9 C4ØØ LOOP: LDI $\emptyset$

ØFD4 9CXX JNZ LOOP
Where XX is to be determined. We use the offset program as follows:

1. Put the jump instruction address in ( $\emptyset \mathrm{FF9}, \emptyset \mathrm{FFA}$ ), in this case $\emptyset F D 4$.
2. Put the destination address in ( $\emptyset \mathrm{FFB}, \emptyset \mathrm{FFC}$ ), in this case $\emptyset$ FC9.
3. Enter the address $\emptyset \emptyset 93$ and press ' GO '.
4. The program will insert the correct value of XX into your program, in this case F3.

## Tape Interface Routines

The tape routines form a simple system for storing programs or data on a tape recorder and then reloading them anywhere in RAM memory.
Programs can be relocated if they use suitable addressing modes.

The 'store to tape' program at 0052 converts a program or data to a series of long and short pulses. The 'load from tape' program at 007C reads back pulses in the same format and converts them back to the original binary data.
To convert these pulses to audio-frequency tone-bursts suitable for recording on a tape, and to convert the tone bursts back to pulses, the Science of Cambridge Cassette Interface Module can be used-available separately. This is shown in block form in Fig. 5.2.


Fig. 5.2. Block Diagram of Cassette Interface Module.

## Data Along a Serial Line

The tape interface routines can be used to transmit data or programs along a serial line between two MK14s; see Fig. 5.3.


Fig. 5.3. Two MK14s communicating along a Serial Line.

## Operation of the tape routines:

## Writing to tape:

1. Put the number of bytes to be stored in location OFF8.

This will be a hex number not exceeding 256 . If one wanted to store seventy bytes one would enter 46.
(NB: to store the full 256 bytes one should enter 00).
2. Put the starting address of the program to be stored in OFF9 and OFFA (P1H and P1L).
3. Go to 0052 . The program will return to the monitor when the data has been transmitted.

## Reloading from tape:

1. Put the starting address of where the program on tape is to be reloaded in OFF9 and OFFA (P1H and P1L).
2. Go to 007C. The program should be stopped with Reset when all the data has been read.

## Monitor Subroutines

There are also routines in the monitor which may be used by one's own programs-for more details see section 10 of the manual.
Addresses of Routines in the monitorOffset calculation0093
Store to tape ..... 0052
Load from tape ..... 007C
Make 4 digit address ..... 011B
Data to segments ..... 0140
Address to segments ..... 015A
Display and keyboard input ..... 0185

## Basic Principles of the MK14

Essentially the MK1 4 operates on exactly the same principles as do all digital computers. The 'brain' of the MK14 is a SC/MP micro-processor, and therefore aspects of the SC/MP will be used to illustrate the following explanation. However the principles involved are equally valid for a huge machine from International Computers down to pocket calculators. Moreover, these principles can be stated quite briefly, and are essentially very simple.

## 'Stored Program' Principle

The SC/MP CPU (Central Processing Unit) tends to be regarded as the centre-piece because it is the 'clever' component-and so it is. But by itself it can do nothing. The CPU shows its paces when it is given INSTRUCTIONS. It can obey a wide range of different orders and perform many complex digital operations. This sequence of instructions is termed the PROGRAM, and is STORED in the MEMORY element of the system. Since these instructions consist of manipulation and movement if data, in addition to telling the CPU what to do, the stored program contains information values for the CPU to work on, and tells the CPU where to get information, and where to put results.

## Three Element System

By themselves the two fundamental elements CPU and MEMORY can perform wondrous things - all of which would be totally useless, since no information can be input from the outside world and no results can be returned to the user. Consequently a third element has to be incorporated -the INPUT/OUTPUT (I/O) section.

Fig. 6.1 The Three Element System


These three areas constitute the HARDWARE of the system, so called because however you may use or apply the MK14, these basic structures remain the same.

## Independence of Software (stored Program) and Hardware

As with the other hardware, whatever particular instruction sequence is present within the memory at any one time, the basic structure of the memory element itself is unaltered.
It is this factor which gives the MK14 its great versatility: by connecting up its I/O and entering an appropriate program into its memory it can perform any digital function that can be contained within the memory and I/O size.

## Random Access Memory (RAM)

Further, when the memory in question consists of a read and write element (RAM), in contrast to read only memory (ROM), this flexibility is enhanced, as program alterations, from minor modifications, to completely different functions, can be made with maximum convenience.

## Interconnection of Basic Elements

Element inter-connection is standardised as are the elements themselves. Three basic signal paths, ADDRESS BUS (ABUS), DATA BUS (DBUS) and CONTROL BUS, are required.

Fig. 6.2 Interconnections of Three Element System


These buses are, of course, multi-line. In the MK14 the Abus = 12 lines, Dbus = 8 lines and Control bus $=3$ lines. Expansion of memory or I/O simply requires connection of additional elements to this basic bus structure.

## MK14 System Operation

Consider the MK14 with power on and the RESET signal applied to the SC/MP. This forces all data inside the CPU to zero and prevents CPU operation.
When the RESET is released the CPU will place the address of the first instruction on the Abus and indicate that an address is present by a signal on the ADDRESS STROBE (NADS) line which is within the control bus. The memory will then respond by placing the first instruction on the Dbus. The CPU accepts this information and signals a READ STROBE (NRDS) via a line within the control bus.
The CPU now examines this instruction which we will define as a nooperation, (instructions are normally referred to by abbreviations called MNEMONICS, the mnemonic for this one is NOP).
In obedience the CPU does nothing for one instruction period and then sends out the address of the second instruction. The memory duly responds with a Load Immediate (LDI). The CPU interprets this to mean that the information in the next position, in sequence, in memory will not be an instruction but an item of data which it must place into its own main register (ACCUMULATOR). so the CPU puts out the next address in sequence, and when the memory responds with data, then obeys the instruction.
The CPU now addresses the next position (LOCATION) in memory and fetches another instruction-store (ST). This will cause the CPU to place the data in the accumulator back on the Dbus and generate a WRITE STROBE (NWDS) via the control bus, (The program's intention here is to set output lines in the I/O element to a pre-determined value).
Before executing the store instruction the CPU addresses the next sequential location in memory, and fetches the data contained in it. The purpose of this data word is to provide addressing information needed, at this point, by the CPU.
So far, consecutive addresses have been generated by the CPU in order to fetch instructions or data from memory. In order to carry out the store
instruction the CPU must generate a different address, with no particular relationship to the instruction address itself, i.e. an address in the I/O region:
The CPU now constructs this address using the aforementioned data word and outputs it to the Abus. The I/O element recognises the address and accepts the data appearing on the Dbus (from the CPU accumulator), when signalled by the writer strobe (NWDS), also from the CPU.
Now the CPU reverts to consecutive addressing and seeks the next instruction from memory. This is an Exchange Accumulator with Extension register (XAE) and causes the CPU to simultaneously move the contents of the accumulator into the extension ( $E$ ) register, and move the contents of the extension register into the accumulator. The programmer's intention in using this instruction here, could be to preserve a temporary record of the data recently written to the I/O location.
No new data or additional address information is called for, so no second fetch takes place. Instead the CPU proceeds to derive the next instruction in sequence.
For the sake of this illustration we will look at a type of instruction which is essential to the CPU's ability to exhibit intelligence.
This is the jump (JMP) instruction, and causes the CPU to depart from the sequential mode of memory accessing and 'jump' to some other location from which to continue program execution.
The JMP will be back to the first location.
A JMP instruction requires a second data word, known as the
DISPLACEMENT to define the distance and direction of the jump. Examining the memory I/O contents map, Fig. 6.3, shows location 0 to be seven places back from the JMP displacement which therefore must have a numerical value equivalent to -7 . (Detail elsewhere in this manual will show that this value is not precisely correct, but it is valid as an example).
The instruction fetched after executing the JMP will be the NOP again. In fact the sequence of five instructions will now be reiterated continually. The program has succumbed to a common bug-an endless loop, in which for the time being we will leave it.

Fig. 6.3 Map of Memory Location Contents.

> LOCATION No. LOCATION CONTENTS
\(\left.\begin{array}{|c|c|}\hline 0 \& NOP (instruction) <br>
\hline 1 \& LDI (instruction) <br>
\hline 2 \& data (for use by LDI) <br>
\hline 3 \& ST (instruction) <br>
\hline 4 \& address information (for use by ST) <br>
\hline 5 \& XAE (instruction) <br>
\hline 6 \& JMP (instruction) <br>
\hline 7 \& -7 (displacement for JMP) <br>

\hline\end{array}\right\}\)| MEMORY |
| :--- |
| REGION |
| Formed by <br> CPU using <br> data in loc. 4 |

This brief review of a typical sequence of MK14 internal operations has emphasised several major points. All program control and data derives from the memory and I/O. All program execution is performed by the CPU which can generate an address to any location in memory and I/O, and can control data movement to or from memory and I/O.
Some instructions involve a single address cycle and are executed within the CPU entirely. Other instructions involve a second address cycle to fetch an item of data, and sometimes a third address cycle is also needed. For the sake of simplicity this outline has deliberately avoided any detail concerning the nature of the instruction/data, and the mechanics of the system. These subjects are dealt with in greater depth in sections 7 and 9 .

## 7 MK14 Language-Binary and Hexadecimal

Discussion of the MK14 in this handbook so far has referred to various categories of data without specifying the physical nature of that data. This approach avoids the necessity of introducing too many possibly unfamiliar concepts at once while explaining other aspects of the workings of the system.
This section, then, gives electrical reality to the abstract forms of information such as address, data, etc., which the computer has to understand and deal with.
Binary Digit Computers use the most fundamental unit of information that exists - the binary digit or BIT - the bit is quite irreducible and fundamental. It has two values only, usually referred to as ' 0 ' and ' 1 '. Human beings utilise a numbering system possessing ten digits and a vocabulary containing many thousands of words, but the computer depends on the basic bit.
However, the bit is readily convertible into an electrical signal. Five volts is by far the most widely used supply line standard for electronic logic systems. Thus a zero volt (ground) level represents ' 0 ', and a positive five volt level represents ' 1 '. Note that the SC/MP CPU follows this convention which is known as positive logic; negative logic convention determines inverse conditions.
Logic Signal Voltage Limits For practical purposes margins must be provided on these signal levels to allow for logic device and system tolerances. Fig. 7.1 shows those margins.

Fig. 7.1
5 VOLT LEVEL

'0's and '1's Terminology Many of the manipulation rules for ' 0 's and ' 1 's are rooted in philosophical logic, consequently terms like 'true' and 'false' are often used for logic signals, and a 'truth table' shows all combinations of logic values relating to a particular configuration. The
control engineer may find 'on' and 'off' more appropriate to his application, while an electronic technician will speak of 'high' and 'low', and to a mathematician they can represent literally the numerals one and zero.
Using Bits in the MK 14 The two state signal may appear far too limited for the complex operations of a computer, but consider again the basic three element system and it's communication bus.

Fig. 7.2
3 lines


The data bus for example comprises eight lines. Using each line separately permits eight conditions to be signalled. However, eight lines possessing two states each, yield $256\left(2^{8}\right)$ combinations, and the $A$ bus can yield 4096 combinations.
A group or WORD of eight bits is termed a BYTE

## The Special 'K'

In computerese K is frequently used as a measure of memory size, or of the amount of memory space taken up by items of software. It is equal to 1024 (which is $2^{10}$ ).
64 K of memory actually contains over 65,000 locations, and is therefore sometimes termed 65 K .
In relation to the SC/MP CPU and the MK14 the SC/MP has the capability to address a 64 K (65536) memory, but the MK14 configuration utilises 4 K (4096) out of this total. The monitor program occupies $1 / 2 \mathrm{~K}(512)$ locations and the basic RAM and optional RAM each consist of $1 / 4 \mathrm{~K}$ (256) locations.

Decoding In order to tap the information potential implied by the use of combinations, the elements in the MK14 all possess the ability to DECODE bit combinations. Thus when the CPU generates an address, the memory I/O element is able to select one out of 4096 locations. Similarly, when the CPU fetches an instruction from memory it obeys one out of 128 possible orders.
Apart from instructions, depending on context, the CPU treats information on the data bus sometimes as a numerical value, or sometimes simply as an arbitrary bit pattern, thereby further expanding data bus information capacity.
Bits as Numbers When grouped into a WORD the humble bit is an excellent medium for expressing numerical quantities. A simple set of rules exist for basic arithmetic operations on binary numbers, which although they lead to statements such as $1+1=10$, or $2_{10}$ and $2_{10}$ make $100_{2}$, they can be executed easily by the ALU (Arithmetic and Logic Unit) within the CPU. Note that the subscripts indicate the base of the subscripted numbers.

Binary Numbers The table below compares the decimal values 0-15 with the equivalent binary notation.


The binary pattern is self evident, and it can also be seen how place value of a binary number compares with that in the decimal system.
Expressed in a different way, moving a binary number digit one place to the left doubles its value, while the same operation on a decimal digit multiplies its value by ten.
Binary Addition-requires the implementation of four rules:-

```
    \(0+0=0\)
\(0+1\) or \(1+0=1\)
    \(1+1=1\) with carry (to next higher digit)
    \(1+1+\operatorname{carry}\) (from next lower digit) \(=1\) with carry (to next higher digit)
```

Example:- 1110110
$+1010101$
11001011
111 < carry indications

## Addition within the Computer

The working data unit of the SC/MP micro-processor is an eight bit word. The Arithmetic and Logic Unit (ALU) within the SC/MP can form the sum of two eight bit words according to the rules described above. The sum is always deposited in the Accumulator (AC) register following an arithmetic instruction.
Two eight bit numbers may generate a nine bit sum, so a ninth bit is provided. This is referred to as the Carry/Link bit, and is physically located in the leftmost position of the Status register. It has, however, no direct relation with any other part of the Status register which is really an assemblage of independent bits which may be moved as a unit for various purposes. The term 'link' in the bit name refers to a different function which will be explained elsewhere.

When the SC/MP executes an arithmetic instruction the initial condition of the Carry/Link bit is treated as a carry into the low order (least significant bit) of the sum. When the instruction is complete the Carry/Link bit assumes the value of the carry out from the most significant, or high order, bit of the sum, refer to Fig. 7.4.

STATUS


LSB = Least Significant Bit
MSB $=$ Most Significant Bit

## Fig. 7.4. Status register and Inter-action CY/L bit with AC in Add

 OperationsThere are two instructions available which control the CY/L bit apart from arithmetic and shift operations. They are Set Carry/Link
(mnemonic $=$ SCL), and Clear Carry/link (mnemonic $=C C L$ ) which set the Carry/Link to ' 1 ' and ' 0 ' respectively.

## Binary Subtraction

$0-0=0$
$1-1=0$
$1-0=1$
$0-1=1$ with borrow (from next higher digit)
$0-1$-borrow (from next lower digit) = 1 with borrow (from next higher digit)
Examples:-

0101
110
-011

## Subtraction by Addition in the Computer

The logic which would be required to implement the subtraction rules stated previously is not built into the ALU. Instead, subtraction is carried out using the add capability, in conjunction with an ability to form a logical complement. That is, to operate on a binary word such that ' 1 's are changed to ' 0 's, and ' 0 's are changed to ' 1 's.
Consider a four bit binary value. Fig. 7.5. Adding the complement of the value to the value itself will always generate all ' 1 's, the further addition of 1 will generate all ' 0 's, with a carry from the high order bit.

Value
Complement

1010
$0101+$
1111
$1+$
10000

Fig. 7.5.

## Two's Complement

If we overlook the carry in the result, the complement of a binary value plus one can be regarded as a negative quantity of equivalent size, and is known as the Two's Complement.
The SC/MP CPU possesses a Complement and Add (mnemonic = CAD) instruction which therefore contributes to a subtract function. By utilising the property of CY/L bit as defined earlier, the requisite additional one can be provided.
If the program ensures that the CY/L bit is initially set, the CAD instruction will automatically generate a correct result.
A further difficulty remains. What is to be done when the net result of a subtraction is negative? The four bit word in the example offers no indication of sign. The answer rests with the CY bit. Fig. 7.6 shows that when the result is positive or zero the CY will be set, and when it is negative the CY will be clear.
a) 1010-1011
b) 1010-1011
c) 1010-1001

| 1010 | 1010 | 1010 |
| ---: | ---: | ---: |
| $+\underline{0101}$ | $+\underline{0100}$ | $+\underline{0110}$ |
| $+\quad 1111$ | 10000 |  |
| 10000 | $+\quad 1$ | $\underline{0001}$ |

Fig. 7.6 Subtraction Operations and State of the Carry
The behaviour of the CY bit lends itself equally conveniently to multiple precision subtraction, where it takes on the character of a borrow. Since a negative result is accompanied by a clear CY bit, a following CAD will yield a result smaller by one, thus implementing a borrow.
The principle remains valid when a subtraction is made from a negative value-the result is also a two's complement negative number.

## Multiple Precision Arithmetic

This rather grandiose phrase simply means performing arithmetic on words larger than the CPU accumulator. An operation which is made easy by the dual function of the CY/L bit, ie the ability to represent the carry in, before an add instruction and the carry out, subsequently.
Clearly providing the programmer arranges for arithmetic operations on large words to commence with the lowest order eight bit word or byte, all carries arising between bytes will be correctly propagated.
Equally clearly, the programmer must ensure that the CY/L is initially in the appropriate state by use of the SCL or CCL instructions.

## Hexadecimal Numbers

The " 0 's" and " 1 ' $s$ " which make up binary words are unwieldy and long-winded to handle. Hexadecimal notation is a convenient means of compacting these binary words and is used widely in the context of microprocessor and digital systems in general.

Each group of four bits in a binary word is reduced to a single digit. Since there are sixteen combinations of four bits, sixteen characters are used; the ten decimal numerals and six alphabetic characters.

| BINARY | HEXADECIMAL |
| :--- | :---: |
| 0000 | 0 |
| 0001 | 1 |
| 0010 | 2 |
| 0011 | 3 |
| 0100 | 4 |
| 0101 | 5 |
| 0110 | 6 |
| 0111 | 7 |
| 1000 | 8 |
| 1001 | 9 |
| 1010 | A |
| 1011 | B |
| 1100 | D |
| 1101 | E |
| 1110 | F |

Fig. 7.7 lists hexadecimal characters against the equivalent binary codes. To identify a hexadecimal value when written, the convention " X " is used as a prefix.
In some of the applications programs the alternative convention of prefixing the number with a zero is used; e.g. 07F ( $=X^{\prime} 7 \mathrm{~F}$ ).
Two examples of hexadecimal usage taken from the MK14 monitor program listing are given in Fig. 7.8.
i) $\quad$ X'018B Hexadecimal location address 0000000110001101 Location address in binary

395 Location address in decimal derived from $1(16 \times 16)+8(16)+11$
ii) X'35 Hexadecimal location contents

00110101 Location contents in binary XPAH 1 Equivalent instruction mnemonic

Fig. 7.8 Examples of the Hex Notation

## B.C.D. Numbers

Binary Coded Decimal Notation is a means of expressing the ten decimal digits in binary code by directly converting each decimal digit into a four bit binary group. Fig. 7.9 compares decimal and B.C.D.
B.C.D. is really a sub-set of hexadecimal which discards the six highest order binary combinations. This convention is employed so as to retain the digits of a decimal number as separate entities, and to avoid converting the decimal value to pure binary.
The SC/MP CPU can perform an addition of two 2 digit B.C.D. words to generate a correct B.C.D. result. This is the DAD (Decimal add instruction).

An eight bit B.C.D. word can express the decimal values $0-99$. The convenience that B.C.D. offers, i.e. that of allowing the programmer to use decimal data within the processor in the same format as the outside world data, has to be offset against the greater capacity $\left(0-255_{10}\right)$ of the binary word.

| B.C.D. | Decimal |
| :---: | :---: |
| 0000 | 0 |
| 0001 | 1 |
| 0010 | 2 |
| 0011 | 3 |
| 0100 | 4 |
| 0101 | 5 |
| 0110 | 6 |
| 0111 | 7 |
| 1000 | 8 |
| 1001 | 9 |

Fig. 7.9
1000
9

## Program Notes

At the point the reader is likely to be considering the application programs in Part II and perhaps devising some software of his own. This section examines the manner in which a program is written and set out, the planning and preparation of a program, and some basic techniques. When embarking on a program two main factors should be considered, they are: (i) hardware requirements, (ii) sequence plan.
Hardware Requirements An assessment should be made of the amount of memory required for the instruction part of the program, and the amount needed for data storage. In a dedicated micro-processor system these will occupy fixed, and read-write memory areas respectively. In the MK14, of course, all parts of the program will reside in read-write memory, simplifying the programmers task considerably, since local pools for data can be set up indiscriminately.
However, even in the MK14 more care must be given to the allocation of memory space for common groups of data and for input/output needs.
The SC/MP C.P.U. offers a certain amount of on-chip input/output in terms of three latched flags, two sense inputs, and the serial in/serial out terminals. So the designer must decide if these are more appropriate to his application than the memory mapped I/O available in the RAMIO option.
Memory Map A useful aid in this part of the procese is the memory map diagram which gives a spatial representation to the memory and I/O resources the programmer has at his disposal. Fig. 8.1 shows the MK14 memory map including both add-in options

| Standard RAM $\rightarrow$ | RAM |
| :---: | :---: |
|  | RAMIO |
|  | DISPLAY |
|  | RAMIO |
| Optional RAM $\rightarrow$ | RAM |
|  | RAMIO |
| 256 | DISPLAY |
| I/O locations $\rightarrow$ | RAMIO |
|  | MONITOR |
|  | MONITOR |
|  | MONITOR |
| 512 locations $\rightarrow$ | MONITOR |

The map displays the memory as a column of 4 K locations, (in this case each of eight bits), with location zero at the base and addresses ascending upwards.
The reader may be surprised that various sections of memory appear to reside in several areas at once.
For example the monitor is repeated four times in the lower 2 K block. Note also that the monitor will only operate correctly if executed in the lowest section, as only this section has the proper relationship to the RAM at the top.

Fig. 8.1

These multiple appearances of memory blocks are due to partial address decoding technique employed to minimise decode components. The map readily indicates that a CPU memory pointer (which can permit access to a block of $256 \mathrm{I} / \mathrm{O}$ locations) set to $0900_{18}$ would give the program a stepping stone into the display O/P or the RAMIO facilities.

Flow Chart The flow chart provides a graphical representation of the sequence plan. A processor is essentially a sequential machine and the flow chart enforces this discipline. Fig. 8.2 is a very simple example of a program to count 100 pulses appearing at an input. Three symbols are used (i) the circle for entry or exit points (ii) the rectangle for program operations (iii) the diamond for program decisions.
A flow chart should always be prepared when constructing a program. Each block is a convenient summary of what may be quite a large number of instructions. Of particular value is the overview provided of the paths arising from various combinations of branch decisions.


The flow chart can reveal wasteful repetition or logical anomalies, and ensures that like a good story, the program starts at the beginning, progresses through the middle, and comes to a satisfactory end.

## Program Listings

There is a well established convention and format for writing down a program listing which makes it much easier to understand than a list of the hex codes would be.
The application program listings at the end of this manual are given in this symbolic form known as 'assembler listings'.
We will examine a line from the monitor listing to define the various functions of the notation:
(a)
$\begin{array}{ccccccc}\text { (a) } & \text { (b) } & \text { (c) } & \text { (d) } & \text { (e) } & \text { (f) } & (\mathrm{g})\end{array} \quad$ (h) $)$ (h)
a) Location Counter. The current value of the location counter (program counter in the CPU) is shown wherever it is relevant e.g. when the line contains a program instruction or address label.
b) Machine Code. The actual code in the memory is shown here. As it is a two byte instruction the first two hexadecimal digits CF are in location 1 and FF is in location 2.
c) Symbolic Address Label. This is followed by a colon. Entry points to sub-sections of program can be labelled with meaningful abbreviations making the program easier to follow manually e.g. at some other place in the program a JUMP TO 'INIT' might occur. Automatic assemblers create an internal list of labels and calculate the jump distances.
However the MK1 4 user must do it by hand or with the offsetcalculation program (see Section 5).
d) Mnemonic ST means STORE. The basic op-code for ST is C8.
e) The '@' symbol represents auto-indexed addressing; 4 is added to the basic op-code.
f) Displacement, or disp., in this case-1 or FF, forms the second byte of the instruction. Could alternatively be a symbolic name, in which case its value is calculated during assembly.
g) Pointer designation; specifies that P3 is to be referenced by this instruction. The pointer number is added to the basic op-code: $\mathrm{C} 8+4+3=\mathrm{CF}$ (see d above).
h) Comment. All text following the semi-colon is explanatory material to explain the purpose of the instruction or part of programme.

## Assembler conventions

In assembler listings the op-codes are represented by mnemonic names of from 2 to 4 letters, with the operands specified as shown:

LD disp
LD disp (ptr)
LD @ disp (ptr)
;PC-relative addressing
;Indexed addressing
;Auto-indexed addressing

Constants and addresses are also sometimes represented by names of up to six letters; these names stand for the same value throughout the program, and are given that value either in an assignment statement, or by virtue of their appearing as a label to a line in the program. Some conventions used in these listings are shown below:

## Directive statements

| Assembler Format | Function |
| :--- | :--- |
| .END (address) | Signifies physical end of <br> source program. |
| BYTE exp (,exp...) | Generates 8-bit (single-byte) <br> data in successive memory <br> locations. |
| DBYTE exp (,exp,...) | Generates 16-bit (double- <br> byte) data in successive <br> memory locations. |

## Assignment statements

| LABEL: | SYMBOL = EXPRESSION | ;Symbol is assigned <br> ;value of expression |
| :--- | :--- | :--- |
|  | .$=20$ | ;Set location counter <br> TABLE:$\quad .=.+10$ |
|  | to 20 <br> Feserve 10 locations <br> for table |  |

## Loading Application Programs

These points will be illustrated with reference to the following short program.


The leftmost column in the assembler listing is the address field; the next field is the data field. Where both a four-digit address and two digits of data are given, as in XPPC 3 above, the data shown should be entered into the memory at the specified address. When a four-digit address and four digits of data are given, as in DLY TIME above, the first two digits of data should be entered at the specified address, and the last two digits of data should be entered at the subsequent address.

There are two cases in the assembler listing where nothing needs to be entered into memory. The first is when only a data field is present, as in the assignment statement TIME $=X^{\prime}$ 'FF above. The value in the data field shows the value assigned to the symbol concerned (TIME in this case). The directive .END generates 0000 in the data field and simply specifies the end of the program. The second case is where only the address field is present; there are two examples in the above program. In the assignment statement . $=$ OF20 the location counter, symbolised by a dot, is set to the value of OF20; its previous value, zero, is shown in the address field. If a label is attached to such an assignment statement, as in COUNT . = . + 1 , the label gets the previous value of the location counter so that COUNT stands for the memory location OF2O in this program.

## BYTE Statements

In the programs 'Function Generator', 'Music Box', and 'Message' the values specified in the BYTE directive statements should be loaded into successive memory locations starting at the address shown in the address field for each statement. In the 'Reaction Timer' the .DBYTE statements specify two bytes which should be loaded into the locations starting at the address shown in the address field.

# Architecture and Instruction Set 

The SC/MP microprocessor contains seven registers which are accessible to the programmer. The 8 -bit accumulator, or AC , is used in all operations. In addition there is an 8 -bit extension register, E , which can be used as the second operand in some instructions, as a temporary store, as the displacement for indexed addressing, or in serial input/ output. The 8 -bit status register holds an assortment of single-bit flags and inputs:

SC/MP Status Register


| Flags | Description |
| :--- | :--- |
| $F_{0}-F_{2}$ | User assigned flags 0 through 2. |
| IE | Interrupt enable, cleared by interrupt. |
| $\mathrm{S}_{\mathrm{A}}, \mathrm{S}_{\mathrm{B}}$ | Read-only sense inputs. If IE $=1, \mathrm{~S}_{\mathrm{A}}$ is interrupt <br> input. |
| OV | Overflow, set or reset by arithmetic operations. <br> Carry/Link, set or reset by arithmetic operations or <br> rotate with Link. |
| CY/L |  |

The program counter, or PC, is a 16 -bit register which contains the address of the instruction being executed. Finally there are three 16 -bit pointer registers, P1, P2, and P3, which are normally used to hold addresses. P3 doubles as an interrupt vector.

## Addressing Memory

All memory addressing is specified relative to the PC or one of the pointer registers. Addressing relative to the pointer registers is called indexed addressing. The basic op-codes given in the tables below are for PC-relative addressing. To get the codes for indexed addressing the number of the pointer should be added to the code. The second byte of the instruction contains a displacement, or disp., which gets added to the value in the PC or pointer register to give the effective address, or EA, for the instruction. This disp. is treated as a signed twas-complement binary number, so that displacements of from $-128_{10}$ to $+127_{10}$ can be obtained. Thus PC-relative addressing provides access to locations within about 128 bytes of the instruction; with indexed addressing any location in memory can be addressed.


Memory Reference
byte 1
byte 2

| Mnemonic | Description | Operation | Op Code Base |
| :---: | :---: | :---: | :---: |
| LD | Load | $(\mathrm{AC}) \leftarrow(\mathrm{EA})$ | C000 |
| ST | Store | $(E A) \leftarrow(A C)$ | C800 |
| AND | AND | $(A C) \leftarrow(A C) A(E A)$ | D000 |
| OR | OR | $(A C) \leftarrow(A C) \vee(E A)$ | D800 |
| XOR | Exclusive-OR | $(A C) \leftarrow(A C) \vee(E A)$ | E000 |
| DAD | Decimal Add | $(\mathrm{AC})-(\mathrm{AC})_{10}+(E A)_{10}+(C Y / L) ;(C Y / L)$ | E800 |
| ADD | Add | $(\mathrm{AC}) \leftarrow(\mathrm{AC})+(\mathrm{EA})+(\mathrm{CY} / \mathrm{L}) ;(\mathrm{CY} / \mathrm{L}),(\mathrm{OV})$ | F000 |
| CAD | Complement and Add | $(\mathrm{AC}) \leftarrow(\mathrm{AC})+-(\mathrm{EA})+(\mathrm{CY} / \mathrm{L}) ;(\mathrm{CY} / \mathrm{L}),(\mathrm{OV})$ | F800 |

Base Code Modifier
Op Code $=$ Base $+m+$ ptr + disp

| Address Mode | $m$ | ptr | disp | Effective Address |
| :--- | :--- | :--- | :--- | :--- |
| PC-relative | 0000 | 0000 | $00 \times x$ | $\mathrm{EA}=(\mathrm{PC})+$ disp |
| Indexed | 0000 | 0100 | $00 \times x$ | $\mathrm{EA}=(\mathrm{ptr})+$ disp |
|  |  | 0200 |  |  |
|  |  | 0300 |  |  |
| Auto-indexed | 0400 | 0100 | $00 \times x$ | If disp $\geqslant 0, \mathrm{EA}=(\mathrm{ptr})$ |
|  |  | 0200 |  | If disp<0,EA $=(\mathrm{ptr})+$ disp |
|  |  | 0300 |  |  |

$$
x x=-128 \text { to }+127
$$

Note: If disp = -128 , then ( E ) is substituted for disp in calculating EA.
The operands for the memory reference instructions are the $A C$ and a memory address.
With these eight instructions the auto-indexed mode of addressing is available; the code is obtained by adding 4 to the code for indexed addressing. If the displacement is positive it is added to the contents of the specified pointer register after the contents of the effective address have been fetched or stored. If the displacement is negative it is added to the contents of the pointer register before the operation is carried out.
This asymmetry makes it possible to implement up to three stacks in memory; values can be pushed onto the stacks or pulled from them with single auto-indexed instructions. Auto-indexed instructions can also be used to add constants to the pointer registers where 16 -bit counters are needed.
A special variant of indexed or auto-indexed addressing is provided when the displacement is specified as $X^{\prime} 80$. In this case it is the contents of the extension register which are added to the specified pointer register to give the effective address. The extension register can thus be used simultaneously as a counter and as an offset to index a table in memory.

For binary addition the 'add' instruction should be preceded by an instruction to clear the CY/L. For binary subtraction the 'complement' and add' instruction is used, having first set the CY/L. Binary-codeddecimal arithmetic is automatically handled by the 'decimal add' instruction.

Immediate


| Mnemonic | Description | Operation | $\begin{array}{\|l\|} \hline \text { Op Code } \\ \text { Base } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: |
| LDI | Load Immediate | (AC) $\leftarrow$ data | C400 |
| ANI | AND Immediate | $(\mathrm{AC}) \leftarrow(\mathrm{AC}) \mathrm{A}$ data | D400 |
| ORI | OR Immediate | $(\mathrm{AC}) \leftarrow(\mathrm{AC}) \vee$ data | DCOO |
| XRI | Exclusive-OR Immediate | $(A C) \leftarrow(A C) V$ data | E400 |
| DAI | Decimal Add Immediate | $(\mathrm{AC}) \leftarrow(\mathrm{AC})_{10}+{\text { data }{ }_{10}+(\mathrm{CY/L}) ;(\mathrm{CY} / \mathrm{L})}^{\text {a }}$ | ECOO |
| ADI | Add Immediate | $(A C) \leftarrow(A C)+$ data $+(C Y / L) ;(C Y / L),(O V)$ | F400 |
| CAI | Complement and Add Immediate | $(\mathrm{AC}) \leftarrow(\mathrm{AC})+$ ^data $^{\text {d }}$ ( $\left.\mathrm{CY} / \mathrm{L}\right) ;(\mathrm{CY} / \mathrm{L}),(\mathrm{OV})$ | Fc 00 |

Base Code Modifier
Op Code = Base + data
the immediate instructions specify the actual data for the operation in the second byte of the instruction.

## Extension Register



| nemonic | Description | Operation | Op Code |
| :---: | :---: | :---: | :---: |
| LDE | Load AC from Extension | $(\mathrm{AC}) \leftarrow(\mathrm{E})$ | 40 |
| XAE | Exchange AC and Ext. | $(A C) \rightarrow(E)$ | 01 |
| ANE | AND Extension | $(\mathrm{AC}) \leftarrow(\mathrm{AC}) \mathrm{A}(\mathrm{E})$ | 50 |
| ORE | OR Extension | $(A C) \leftarrow(A C) \vee(E)$ | 58 |
| XRE | Exclusive-OR Extension | $(A C) \leftarrow(A C) \vee(E)$ | 60 |
| DAE | Decimal Add Extension | $(A C) \leftarrow(A C)_{10}+(E)_{10}+(C Y / L),(C Y / L)$ | 68 |
| ADE | Add Extension | $(A C) \leftarrow(A C)+(E)+(C Y / L) ;(C Y / L),(O V)$ | 70 |
| CAE | Complement and Add Extension | $\begin{aligned} & (\mathrm{AC})-(\mathrm{AC})+\sim(\mathrm{E})+(\mathrm{CY} / \mathrm{L}) ; \\ & (\mathrm{CY} / \mathrm{L}),(\mathrm{OV}) \end{aligned}$ | 78 |

The extension register can replace the memory address as one operand in the above two-operand instructions. The extension register can be loaded by means of the XAE instruction.

Memory Increment/Decrement

byte 1

| Mnemonic | Description | Operation | Op Code <br> Base |
| :--- | :--- | :--- | :--- |
| ILD <br> DLD | Increment and Load <br> Decrement and Load | (AC), (EA) $-(E A)+1$ <br> $(A C),(E A) \leftarrow(E A)-1$ <br> Note: The processor retains control <br> of the input/output bus between the <br> data read and write operations. | A800 <br> B800 |


| Base Code Modifier |  |  |
| :--- | :--- | :--- |
| Op Code $=$ Base + ptr + disp |  |  |
| ptr | disp | Effective Address |
| 0100 | $00 x x$ | $\mathrm{EA}=(\mathrm{ptr})+$ disp |
| 0200 |  |  |
| 0300 |  |  |
| $\mathrm{xx}=-128$ to +127 |  |  |

The 'decrement and load' instruction decrements the contents of the memory location specified by the second byte, leaving the result in the accumulator. This provides a neat way of performing a set of instructions several times. For example:

| LDI | 9 |
| :--- | :--- |
| ST | COUNT |

$$
\begin{array}{ll}
\text { DLD } & \text { COUNT } \\
\text { JNZ } & \text { LOOP }
\end{array}
$$

will execute the instructions within the loop 9 times before continuing. Both this and the similar 'increment and load' instruction leave the CY/L unchanged so that multibyte arithmetic or shifts can be performed with a single loop.

Transfer

| $7 \ldots 2$ | 10 |
| :---: | :---: |
| $0 p$ | $p t r$ |

byte 1


| Mnemonic | Description | Operation | Op Code <br> Base |
| :--- | :--- | :--- | :--- |
| JMP | Jump | Jum $) \leftarrow E A$ | 9000 |
| JP | Jump if Positive | If $(\mathrm{AC}) \geqslant 0,(\mathrm{PC}) \leftarrow E A$ | 9400 |
| JZ | Jump if Zero | If $(\mathrm{AC})=0,(\mathrm{PC}) \leftarrow E A$ | 9800 |
| JNZ | Jump if Not Zero | If $(\mathrm{AC}) \neq 0,(\mathrm{PC}) \leftarrow \mathrm{EA}$ | $9 C 00$ |


| Base Code Modifier |  |  |  |
| :--- | :--- | :--- | :--- |
| Op Code = Base + ptr + disp |  |  |  |
| Address Mode | ptr | disp | Effective Address |
| PC-relative | 0000 | $00 \times x$ | $\mathrm{EA}=(\mathrm{PC})+$ disp |
| Indexed | 0100 | $00 \times x$ | $\mathrm{EA}=(\mathrm{ptr})+$ disp |
|  | 0200 |  |  |

Transfer of control is provided by the jump instructions which, as with memory addressing, are either PC-relative or relative to one of the pointer registers. Three conditional jumps provide a way of testing the value of the accumulator. 'Jump if positive' gives a jump if the top bit of the AC is zero. The CY/L can be tested with:
CSA ;Copy status to AC
JP NOCYL ;CY/L is top of bit status which gives a jump if the CY/L bit is clear.

Pointer Register Move


|  |  |  | Op Code |
| :--- | :--- | :--- | :--- |
| Mnemonic | Descripton | Base |  |
| XPAL | Exchange Pointer Low | $(\mathrm{AC}) \rightarrow\left(\right.$ PTR $\left._{\mathbf{7}}: 0\right)$ | 30 |
| XPAH | Exchange Pointer High | $(\mathrm{AC}) \rightarrow\left(\right.$ PTR $\left._{\mathbf{1}}: \mathbf{8}\right)$ | 34 |
| XPPC | Exchange Pointer with PC | $(\mathrm{PC}) \rightarrow($ PTR $)$ | $3 C$ |

[^0]The XPAL and XPAH instructions are used to set up the pointer registers, or to test their contents. For example, to set up P3 to contain X'1234 the following instructions are used:
LDI X'12
XPAH 3
LDI X'34
XPAL 3
The XPPC instruction is used for transfer of control when the point of transfer must be saved, such as in a subroutine call. The instruction exchanges the specified pointer register with the program counter, causing a jump. The value of the program counter is thus saved in the register, and a second XPPC will return control to the calling point. For example, if after the sequence above an XPPC 3 was executed the next instruction executed would be the one at $X^{\prime} 1235$. Note that this is one beyond the address that was in P3 since the PC is incremented before each instruction. P3 is used by the MK14 monitor to transfer control to the user's program, and an XPPC 3 in the user's program can therefore be used to get back to the monitor provided that P3 has not been altered.

Shift Rotate Serial I/O


| Mnemonic | Description | Operation | Op Code |
| :---: | :---: | :---: | :---: |
| SIO | Serial Input/Output | $\left(\mathrm{E}_{\mathrm{i}}\right) \rightarrow\left(\mathrm{E}_{\mathrm{i}-1}\right), \mathrm{SIN} \rightarrow\left(\mathrm{E}_{7}\right),\left(\mathrm{E}_{0}\right) \rightarrow$ SOUT | 19 |
| SR | Shift Right | $\left(\mathrm{AC}_{\mathrm{j}}\right) \rightarrow\left(\mathrm{AC}^{-}{ }_{-}\right), \mathrm{O} \rightarrow\left(\mathrm{AC}_{7}\right)$ | 1 C |
| SRL | Shift Right with Link | $\left.\left(\mathrm{AC}_{\mathrm{i}}\right) \rightarrow\left(\mathrm{AC}_{-1}{ }_{1}\right), \mathrm{CY} / \mathrm{L}\right) \rightarrow\left(\mathrm{AC}_{7}\right)$ | 1D |
| RR | Rotate Right | $\left(A C_{i}\right) \rightarrow\left(A C_{i-1}\right),\left(A C_{0}\right) \rightarrow\left(A C_{7}\right)$ | 1 E |
| RRL | Rotate Right with Link | $\left(\mathrm{AC}_{\mathrm{i}}\right) \rightarrow\left(\mathrm{ACi}_{-1}\right),\left(\mathrm{AC}_{0}\right) \rightarrow(\mathrm{CY} / \mathrm{L}) \rightarrow\left(\mathrm{AC}_{7}\right)$ | -1F |

The SIO instruction simultaneously shifts the SIN input into the top bit of the extension register, the bottom bit of the extension register going to the SOUT output; it can therefore form the basis of a simple program to transfer data along a two-way serial line. The shift and rotate with link make possible multibyte shifts or rotates.

Double Byte Miscellaneous

byte


| Mnemonic | Description | Operation | Op Code <br> Base |
| :--- | :--- | :--- | :--- |
| DLY | Delay | count $A C$ to $-1, \dot{1}$ <br> delay $13+2(A C)+2$ disp + <br> $2^{\text {® }}$ disp microcycles | $8 F 00$ |


| Base Code Modifier | $\left(=13+2(A C)+514\right.$ DiSP $\mu\left(S_{s}\right)$ |
| :--- | :--- |
| Op Code $=$ Base + disp |  |

The delay instruction gives a delay of from 13 to 131593 microcycles which can be specified in steps of 2 microcycles by the contents of the $A C$ and the second byte of the instruction.
Note that the AC will contain X'FF after the instruction.

## Single-Byte Miscellaneous



| Mnemonic | Description | Operation | Op Code |
| :---: | :---: | :---: | :---: |
| HALT | Halt | Pulse H-flag | 00 |
| CCL | Clear Carry/Link | (CY/L) $¢ 0$ | 02 |
| SCL | Set Carry/Link | $(\mathrm{CY} / \mathrm{L}) \leftarrow 1$ | 03 |
| DINT | Disabled Interrupt | $(I E) \leftarrow 0$ | 04 |
| IEN | Enable Interrupt | $(\mathrm{IE}) \leftarrow 1$ | 05 |
| CSA | Copy Status to AC | $(A C) \leftarrow(S R)$ | 06 |
| CAS | Copy AC to Status | $(S R) \leftarrow(A C)$ | 07 |
| NOP | No Operation | $(P C) \leftarrow(P C)+1$ | 08 |

The remaining instructions provide access to the status register, and to the IE and CYIL bits therein. The HALT instruction will act as a NOP in the , MK14 kit unless extra logic is added to detect the H-flag at NADS time, in which case it could be used as an extra output. It is used in this way in the single-step circuit; see Section 5.

Mnemonic Index of Instructions

| Mnemonic | Opcode | Read Cycles | Write Cycles | Total Microcycles |
| :---: | :---: | :---: | :---: | :---: |
| ADD | FO | 3 | 0 | 19 |
| ADE | 70 | 1 | 0 | 7 |
| ADI | F4 | 2 | 0 | 11 |
| AND | DO | 3 | 0 | 18 |
| ANE | 50 | 1 | 0 | 6 |
| ANI | D4 | 2 | 0 | 10 |
| CAD | F8 | 3 | 0 | 20 |
| CAE | 78 | 1 | 0 | 8 |
| CAI | FC | 2 | 0 | 12 |
| CAS | 07 | 1 | 0 | 6 |
| CCI | 02 | 1 | 0 | 5 |
| CSA | 06 | 1 | 0 | 5 |
| DAD | E8 | 3 | 0 | 23 |
| DAE | 68 | 1 | 0 | 11 |
| DAI | EC | 2 | 0 | 15 |
| DINT | 04 | 1 | 0 | 6 |
| DLD | B8 | 3 | 1 | 22 |
| DLY | 8 F | 2 | 0 | 13-131593 |
| HALT | 00 | 2 | 0 | 8 |
| IEN | 05 | 1 | 0 | 6 |
| ILD | A8 | 3 | 1 | 22 |
| JMP | 90 | 2 | 0 | 11 |
| JNZ | 9 C | 2 | 0 | 9, 11 for Jump |
| JP | 94 | 2 | 0 | 9, 11 for Jump |
| JZ | 98 | 2 | 0 | 9,11 for Jump |
| LD | CO | 3 | 0 | 18 |
| LDE | 40 | 1 | 0 | 6 |
| LDI | C4 | 2 | 0 | 10 |
| NOP | 08 | 1 | 0 | 5 |
| OR | D8 | 3 | 0 | 18 |
| ORE | 58 | 1 | 0 | 6 |
| ORI | DC | 2 | 0 | 10 |
| RR | 1 E | 1 | 0 | 5 |
| RRL | 1 F | 1 | 0 | 5 |
| SCL | 03 | 1 | 0 | 5 |
| SIO | 19 | 1 | 0 | 5 |
| SR | 1 C | 1 | 0 | 5 |
| SRL | 1 D | 1 | 0 | 5 |
| ST | C8 | 2 | 1 | 18 |
| XAE | 01 | 1 | 0 | 7 |
| XOR | EO | 3 | 0 | 18 |
| XPAH | 34 | 1 | 0 | 8 |
| XPAL | 30 | 1 | 0 | 8 |
| XPPC | 3 C | 1 | 0 | 7 |
| XRE | 60 | 1 | 0 | 6 |
| XRI | E4 | 2 | 0 | 10 |

## Writing a Program

This section describes the operations involved in designing a program to perform a specific task, and it is hoped that this will provide some guidelines for user wishing to write their own programs. The task chosen is the conversion of numbers from decimal to hexadecimal notation; the result is to be displayed as each digit is entered. For example, to convert 127 :

| Entered: | Displayed: |
| :--- | :--- |
| 'TERM' | 0000 |
| '1' | $0001 \quad(+1)$ |
| '2' | $000 \mathrm{C}(+12)$ |
| '7' | $007 \mathrm{~F}(+127)$ |

To convert negative numbers to signed twos-complement hexadecimal notation the 'MEM' key will be used as a minus prefix. For example, to convert-127:

| Entered: | Displayed: |
| :--- | :--- |
| 'MEM' | $0000 \quad(-0)$ |
| $' 1$ ' | FFFF $(-1)$ |
| ' 2 ' | FFF4 $(-12)$ |
| $' 7$ | FF81 $(-127)$ |

The procedure is for each new digit entered to multiply the previous total by ten and then add in the value of the new digit. The total will be stored in two memory locations, one for the high-order 8 bits and the other for the low-order 8 bits; with a 16 -bit total decimal numbers between +32767 and -32768 can be converted, these numbers being $X^{\prime} 7 F F F$ and $X^{\prime} 8000$ respectively in hexadecimal. For simplicity we will use repeated addition instead of multiplying, adding the previous total to the value of the digit key pressed ten times, and then storing the result back into the running total which will be displayed. A complete flowchart of the program is given in Fig. 10.1.


Consider first the part of the program to perform the two-byte addition of the previous total to the new total. Suppose that the high- and low-order bytes of the previous total are referred to as ADH and ADL, and that the corresponding bytes of the new total are TEMPH and TEMPL. Then the program might be:

0000
OF20
OF21
OF22
OF23
OF24 COFE OF26 02
OF27 FOF9
OF29 C8F9
OF2B COF6
OF2D FOF2
OF2F C8F2 OF31 3F

$$
\begin{array}{ll}
\text { ADH } & =0 \text { O20 } \\
\text { ADH: } & \\
\text { ADL: } & =.+1 \\
\text { TEMPH: } & ==.+1 \\
\text { TEMPL: } & =.+1
\end{array}
$$

| ADD 2: | LD | TEMPL |  |
| :--- | :--- | :--- | :--- |
|  | CCL |  |  |
|  | ADD | ADL |  |
|  | ST | TEMPL |  |
|  | LD | TEMPH |  |
|  | ADD | ADH | ; WITH CARRY |
|  | ST | TEMPH |  |
|  | XPPC | 3 | ; RETURN TO |

The addresses of the four memory locations are specified to the load, add, and store instructions using 'program-counter relative' addressing; the second word of the instruction is treated as a displacement to be interpreted as a twos-complement number and added to the value of the program counter to give the effective address for the operation.
Thus the "LD TEMPL" and "ST TEMPL" instructions both address the location TEMPL because $X^{\prime} 0 F 25+X^{\prime} F E=X^{\prime} 0 F 23$, and $X^{\prime} O F 2 A+$ $X^{\prime}$ F9 $=X^{\prime}$ OF23. Only locations within +127 to -128 of the instruction can be addressed using PC-relative addressing, so if the variables needed by a program are to be further away then this it is necessary to use 'indexed addressing'. In this mode of addressing one of the three pointer registers, P1, P2, or P3, is used as a pointer to the variables, and their addresses are specified as displacements from the contents of the pointer register.
To illustrate indexed addressing, assume that P2 has been set up to contain X'OFOO (the start of the RAM); the two-byte addition could then be written:

|  |  | ; TWO BYTE ADDITION USING INDEXED ADDRESSING <br> ; P2 POINTSTORAM |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0020 | ADH | $=$ | X'20 |  |
|  | 0021 | ADL | = | X'21 |  |
|  | 0022 | TEMPH | = | X'22 |  |
|  | 0023 | TEMPL | = | X'23 |  |
| 0000 |  | ; | = OF |  |  |
| OF24 | C223 | ADD2: | LD | TEMPL (2) |  |
| OF26 | 02 |  | CCL |  |  |
| OF27 | F221 |  | ADD | ADL (2) |  |
| OF29 | CA23 |  | ST | TEMPL (2) |  |
| OF2B | C222 |  | LD | TEMPH (2) |  |
| OF2D | F220 |  | ADD | ADH (2) | ; WITH CARRY |
| OF2F | CA22 |  | ST | TEMPH (2) |  |
| OF31 | 3F |  | XPPC | 3 | RETURN TO MONITOR |

In this case the four memory locations are specified as offsets from $X^{i} O F O O$ rather than as actual addresses. This is essentially the method used in the final program, except that to save space the extension register is used instead of TEMPH to hold the high-order byte of the new total; this involves changing the "LD TEMPH(2)" and "ST TEMPH(2)" by "LDE" and ' $X A E^{\prime \prime}$ respectively.
It takes four instructions to set up a pointer register with a specific value; for example, to set P2 to $X^{\prime}$ OFOO the following instructions are needed:

| C40F | LDI | $X^{\prime} O F$ |
| :--- | :--- | :--- |
| 36 | XPAH | 2 |
| C400 | LDI | $X^{\prime} 00$ |
| 32 | XPAL | 2 |

Alternatively the monitor program can be used to set the pointer registers as follows. When the monitor is entered by executing an "XPPC 3" instruction at the end of a program it saves the contents of the registers in the top 7 bytes of RAM before using the registers itself.
Similarly, before executing one's own program following the 'GO' command.from the keyboard it first loads the registers with the values from these locations. The locations are assigned as follows:
Address: Stored there:
OFF9
OFFA
OFFB
P1H
P1L
High-order byte of P1
Low-order byte of P1
High-order byte of P2
OFFC P2L Low order byte of P2
OFFD A Accumulator
OFFE E Extension register
OFFF S Status register
By modifying the contents of these locations before executing a program one can determine what the initial contents of the registers will be. Thus to set up P2 with $X^{\prime}$ OFOO one stores $X^{\prime} 0 F$ at $X^{\prime} O F F B$ and $X^{\prime} O 0$ at $X^{\prime} O F F C$. Pointer P3 is not saved in memory along with the other registers because this contains the return address to the monitor, and if P3 is altered by one's own program it will not be possible to return to the monitor with an ''XPPC 3'" instruction. Note that pressing 'RESET' zeroes the location $X^{\prime}$ OFF9—X'OFFF.

## Iterative loops

To perform the multiplication by ten one method would be to repeat the instructions for the two-byte addition of ADH, ADL to TEMPH, TEMPL a further nine times. This uses up rather a lot of memory; a better way is to iterate around the same instructions, using a counter to determine when ten iterations have been completed. The program thus becomes:
; ADD $10 \times$ ADH,ADL TO TEMPH, TEMPL
; P2 POINTS TO RAM
0020 ADH $=\quad \times 20$
0021 ADL $=\quad \times 21$
0022 TEMPH $=\quad \times \times 22$
0023 TEMPL $=\quad \mathrm{X}^{\prime 2} 23$

001 F COUNT $=\quad \mathrm{X}$ '1F ; ITERATION
; COUNTER

| 0000 |  |  | $=\mathrm{OF}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF24 | C40A | MUL10: | LDI | 10 |  |
| OF26 | CA1F |  | ST | COUNT (2) |  |
| OF28 | C223 | ADD2: | LD | TEMPL (2) |  |
| OF2A | 02 |  | CCL |  |  |
| OF2B | F221 |  | ADD | ADL (2) |  |
| OF2D | CA23 |  | ST | TEMPL (2) |  |
| OF2F | C222 |  | LD | TEMPH (2) |  |
| OF31 | F220 |  | ADD | ADH (2) | ; WITH CARRY |
| OF33 | CA22 |  | ST | TEMPH (2) |  |
| OF35 | BA1F |  | DLD | COUNT (2) |  |
| OF37 | 9CEF |  | JNZ | ADD 2 | ; MORE ITERATIONS TO DO |
| OF39 | 3 F |  | XPPC | 3 | ; ELSE RETURN |
| Again $P 2$ is assumed to contain $X^{\prime} O F O 0$ before this is executed. Now all we have still to do is to start by loading TEMPH,TEMPL with the value of the key pressed, and afterwards to store TEMPH,TEMPL back into ADH, ADL and display this result as four hexadecimal digits. |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

## The Display Interface

The keyboard and display are addressed by the microprocessor just like a row of eight consecutive memory locations, $X^{\prime}$ ODOO to $X^{\prime}$ OD07;
$X^{\prime} 0 D 00$ controls the rightmost digit and $X^{\prime}$ OD07 the leftmost digit. To illuminate a digit a binary code is stored at the address corresponding to that digit; each of the lower seven bits controls one of the segments of the display digit, the lowest bit controlling the ' $a$ ' segment up to bit 6 controlling the ' $g$ ' segment. Thus any combination of the segments of any digit may be illuminated, making it possible to generate some of the letters of the alphabet as well as the hex digits. Only one display digit is lit up at any one time, so to generate the appearance of a static display of eight digits the eight display addresses must be repeatedly written to with the required eight segment codes. The following simple program demonstrates how the display may be driven directly; pointer P1 is set up to point to the display.

## ; DISPLAY DEMONSTRATION <br> ;P1 POINTS TO DISPLAY

0000

| OF20 | 8F80 | DEMO; | DLY | $\times ' 80$ | ; DETERMINES ; SPEED |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF22 | A802 |  | ILD | STORE + 1 |  |
| OF24 | C900 | STORE: | ST | X'00 (1) |  |
| OF26 | 90F8 |  | JMP | DEMO | ; LOOP FOREVER |
| OF28 |  |  | . $=0 \mathrm{~F}$ |  |  |
| OFF9 | ODOO |  | DBYT | X'0DOO | ; SO MONITOR |

; SETS P1
This program changes the displacement at X'OF25 to select a different display digit and to determine the character generated. The applications programs which generate a changing display write directly to the display addresses in a similar way; see for example: 'Duck Shoot', p. 72 'Digital

Alarm Clock', p. 55, and 'Message', p. 84.
To display the total in the decimal-to-hex program we would first need to generate the four segment codes corresponding to the four hexadecimal digits to be displayed, and then write them repeatedly to the display addresses to give the display. Fortunately there is a routine in the monitor which will perform this task, and as a bonus it will wait until a key is pressed and then return with its value. The flowchart in Fig. 10.2 indicates what the routine does and this depends on the stage at which it is entered.

Fig. 10.2

## DISPLAY'ROUTINE

## DISPD X'0140 'Data to Segments'

Converts data in "WORD" at address X'OFOD into the segment codes for the corresponding two hex digits and stores them at $\mathrm{X}^{\prime} 0 \mathrm{OFOO}$ and $\mathrm{X}^{\prime} \mathrm{OF} 01$.

## DISPA X'015A 'Address to Segments'

Converts data in the two bytes at "ADH" and "ADL" at addresses $X$ 'OFOE and. X"OFOC respectively into the segment codes for the corresponding four hex digits, and stores them at $\mathrm{X}^{\prime} 0 \mathrm{~F} 04$ to $\mathrm{X}^{\prime} 0 \mathrm{OF} 07$.

## KYBD X'0185 'Display and Keyboard Input'

Displays segment codes stored in locations $\mathrm{X}^{\prime} 0 \mathrm{OF} 00$ (rightmost digit) to $\mathrm{X}^{\prime} \mathrm{OF} 07$ (leftmost digit) and waits for a keypress.
'ABORT' causes a return to the monitor.
Command keys return to the instrugation after the X "XPPC 3 ".

$$
\begin{array}{ll}
\text { In } A & G O=6, \\
\text { InE } & G O=22, ~ M E M=
\end{array}
$$

Number keys return two locations further on with the hex number in the E register. $\left.\mathrm{CO}_{2} 23\right)$

The RAM addresses given in the flowchart assume that P 2 has been set up to contain X'OFOO. To call the routine P3 is first set up with the required entry address minus one, and then an "XPPC 3 " instruction is executed which exchanges this value with the value in the program counter. The reason for loading one less than the address is that the PC is incremented before the execution of every instruction. As an example, the following program will cause ' 012345 ' to be displayed:

> ; DISPLAY HEX NUMBERS USING DISPD
: P2 SET TO POINT TO RAM

|  | 000C | ADL | = | $\mathrm{X}^{\prime} \mathrm{OC}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | OOOD | WORD | $=$ | $X^{\prime} O D$ |  |
|  |  | ; |  |  |  |
|  |  |  | = OF20 |  |  |
| OF20 | C401 | DISHEX: | LDI | X'01 |  |
| OF22 | CAOE |  | ST | ADH (2) |  |
| OF24 | C423 |  | LDI | X'23 |  |
| OF26 | CAOC |  | ST | ADL (2) |  |
| OF28 | C445 |  | LDI | X'45 |  |
| OF2A | CAOD | SHOW: | ST | WORD (2) |  |
| OF2C | C401 |  | LDI | X'01 | ; H(DISPD) |
| OF2E | 37 |  | XPAH | 3 |  |
| OF2F | C43F |  | LDI | X'3F | ; L(DISPD)-1 |
| OF31 | 33 |  | XPAL | 3 |  |
| OF32 | 3F |  | XPPC | 3 | ; JUMP TO DISPD ; SUBROUTINE |
| OF33 | 90F5 |  | JMP | SHOW | ; COMMAND KEY <br> ; RETURN |
| OF35 | 01 |  | XAE |  | ; NUMBER KEY <br> ; RETURN |
| 0F36 | 90F2 |  | -JMP | SHOW |  |
| OF38 |  | ; | = OFFB |  |  |
| OFFB | OFOO |  | .DBYTE | X'OFOO |  |
|  |  |  | .DBYTE | メOFOO | ; SETS P2 |

When a key is pressed the point of return distinguishes whether it was a command key or a number key. Command keys (except 'ABORT') return to the instruction after the "XPPC 3". Numerical keys return two bytes after that address, leaving room to put in a "JMP" to the part of the program that deals with command keys. In the above program "DISHEX" the value in the accumulator for command keys, and the value in the E register for number keys, is stored at "WORD' so that it will be displayed in the rightmost two digit positions; so, for example, pressing 'MEM' will change the display to '012307'.
In the decimal-to-hex program we need to display a two-byte number as four hex digits, so the "DISPA" entry point to the display routine will be used. The only operation remaining is to set a flag if the 'MEM' key has been pressed, indicating that a negative decimal number is to be entered, and if the flag is set to negate the value of each numerical key pressed before repeatedly adding it to the running total. It is convenient to make the value of this "MINUS' flag X'OO for positive numbers and X'FF for negative ones. Then if the key's value is in the accumulator and the value of the "MINUS" flag is in the E register, the sequence: "SCL, XRE, CAE'" will negate it if "MINUS" is X'FF and leave it unchanged if "MINUS" is zero. The high-order byte of the key's value must be $\mathrm{X}^{\prime} 00$ if the number is positive and X'FF if it is negative, and at first sight it looks as if the value of "'MINUS'" would do; but then entering 'MEM', ' 0 ' would set the key's value to $X^{\prime}$ FFOO which is incorrect (it should be $X^{\prime} 0000$ ). Instead we make use of the carry from the previous operation, and "LDI 0, CAD 0" sets the accumulator to the correct value for the key's high-order byte. Since the operand for these two instructions could be anything, not necessarily zero, the sequence "'LDE, CAE'" would do just as well, irrespective of what the E register contains, and this is used in the final program to save a couple of bytes.

The program is now virtually complete, and the full listing given on page 78 of the applications manual should be recognizable as an amalgamation of the sections that have been discussed above. The program can in fact be used to convert numbers from any base into hexadecimal by changing the multiplication factor at $X^{\prime}$ OF62 from its present value of $X^{\prime} O A$ (ten) to the value of the base from which conversion is required.

## 17 RAM I/O

A socket is provided on the MK1 4 to accept the 40 pin RAM I/O device (manufacturers part no. INS8154). This device can be added without any additional modification, and provides the kit user with a further 128 words of RAM and a set of 16 lines which can be utilised as logic inputs in any combination.
These 16 lines are designated Port A (8 lines) and Port B (8 lines) and are available at the edge connector as shown in Fig. 11.1.


Fig. 11.1 RAM I/O Signal Lines

The RAM I/O can be regarded as two completely separate functional entities, one being the memory element and the other the input/output section. The only association between the two is that they share the same package and occupy adjacent areas in the memory I/O space. Fig. 11.2 shows the blocks in the memory map occupied by the RAM I/O, and it can be seen that the one piece of hardware is present in four separate blocks of memory.

| 800 | RAM I/O |
| ---: | :--- |
| $8 F F$ |  |
| 900 | DISPLAY |
| $9 F F$ |  |
| AOO | RAM I/O |
| AFF | RAM |
| BOO | RAM |
| BFF | (optional) |
| COO | RAM I/O |
| CFF |  |
| DOO | DISPLAY |
| DFF |  |
| EOO | RAM I/O |
| EFF |  |
|  | RAM |
| FFF | (standard) |

Note:-Memory area is shown divided into 256 byte blocks. The lowest and highest location address is shown in hex' at left.

The primary advantage for the user, in this, is that program located in basic RAM, or in the extra RAM option, has the same address relationship to the RAM I/O.
Fig. 11.3 shows how memory I/O space within the RAM I/O block is allocated.


Fig. 11.3 RAM I/O Locations and Related Functions

## RAM Section

This is utilised in precisely the same manner as any other area of RAM.

## Input/Output Section

The device incorporates circuitry which affords the user a great deal of flexibility in usage of the 16 input/output lines. Each line can be separately defined as either an input or an output under program control. Each line can be independently either read as an input, or set to logic ' $I$ ' or ' O ' as an output. These functions are determined by the address value employed.
A further group of usage modes permit handshäke logic i.e. a 'data request', 'data ready', 'data receieved', signalling sequence to take place in conjunction with 8 bit parallel data transfers in or out through Port A.

## Reset Control

This input from the RAM I/O is connected in parallel with the CPU poweron and manual reset. When reset is present all port lines are high impedance and the device is inhibited from all operations.
Following reset all port lines are set to input mode, handshake facilities are deselected and all port output latches are set to zero.

## Input/Output Definition Control

At start-up all 16 lines will be in input mode. To convert a line or lines to the output condition a write operation must be performed by program into the ODA (output definition port A ) or ODB locations e.g. writing the value 80 (Hex.) into ODB will cause bit 7 port B to become an output.

## Single Bit Read

The logic value at an input pin is transferred to the high order bit (bit 7) by performing a read instruction. The remaining bits in the accumulator become zero.
The required bit is selected by addressing the appropriate location (see Figs. 3 \& 4).
By executing JP (Jump if Positive) instruction the program can respond to the input signal i.e. the jump does not occur if the I/P is a logic ' 1 '
If a bit designated as an output is read the current value of that $O / P$ is detected.

## Single Bit Load

This is achieved by addressing a write operation to a selected location (see Figs. $11.1 \& 11.4$ ). Note that it is not necessary to preset the accumulator to define the written bit value because it is determined by bit 4 of the address.

## Eight Bit Parallel Read or Write

An eight bit value can be read from Port $A$ or $B$ to the accumulator, or the accumulator value can be output to Port A or B. See Figs. 11.3 \& 11.4 for the appropriate address locations. Input/output lines must be predefined for the required mode.

## Port A Handshake Operations

To achieve eight bit data transfers with accompanying handshake via Port A, two lines ( 6 and 7 ) from Port B are allocate special functions and must be pre-defined by program as follows:- bit 7 -input, bit 6 -output.
Additionally the INTR signal line is utilised.
Three modes of handshake function are available to be selected under program control. Fig. 11.4 shows values to be written into the three higher order bits of the Mode Definition Register (see Fig. 11.1 for location) for the various modes.

Bit Position \& value in MDR
BASIC I/O $\begin{gathered}\text { this condition } \\ \text { selected by reset }\end{gathered}$


Note:-
i) $X=d n n$ 't care
ii) Lower order bits are don't care also.

Fig. 11.4 Mode Definition Register (MDR) Values and Operation Modes


B6 'Data Present', I/P Mode
'Data Request/Acknowledge', O/P Mode

B7 'Data Request/Acknowledge', I/P Mode 'Data Ready', O/P Mode

Fig. 11.5 Handshake Interconnections and Function

## INTR Signal

In order to inform the CPU of the state of the data transfer in handshake mode the RAM I/O generates the INTR SIGNAL: This signal will usually be connected to the CPU interrupt input SA.
The INTR signal is activated by writing a logic ' 1 ' into B 7 and is inhibited by a logic ' O '. Note that although B 7 must be defined as an input, in handshake mode the B7 output latch remains available to perform this special function.

## Strobed Input Mode

A peripheral circuit applies a byte of information to Port A and a low pulse to B7. The pulse causes the data to be latched into the RAM I/O Port A register, and $B 6$ is made high as a signal to the peripheral indicating that the latch is now occupied. At the same time INTR (if enabled) goes high indicating 'data ready' to the CPU.
The CPU responds with a byte read from Port A. The RAM I/O recognises this, and removes INTR and the 'buffer full' signal on B6, informing the peripheral that the latch is available for new data.

Fig. 11.6 Signal Timing Relationship—Handshake I/P Mode


## Strobed Output Mode

The CPU performs a byte write to Port A, and the RAM I/O generates a 'data ready' signal by making B6 low. The peripheral responds to 'data ready' by accepting the Port A data, and acknowledges by making B7 low. When B7 goes low the RAM I/O makes INTR high (if enabled) informing the CPU that the data transaction is complete.


Fig. 11.7Signal Timing Relationship-Handshake O/P Mode

## Strobed Output with Tri-State Control

This mode employs the same signalling and data sequence as does Output Mode above. However the difference lies in that Port A will, in this mode, normally be in Tri-state condition (i.e. no load on peripheral bus), and will only apply data to the bus when demanded by the peripheral by a low acknowledge signal to B7.

## Applicátions for Handshake Mode

Handshake facilities afford the greatest advantages when the MK14 is interfaced to an external system which is independent to a greater or lesser degree. Another MK14 would be an example of an completely independent system.
In comparison the simple read or write, bit or byte, modes are useful when the inputs and outputs are direct connections with elements that are subservient to the MK14.
However whenever the external system is independently generating and processing data the basic 'data request', 'data ready', 'data acknowledge', sequence becomes valuable. The RAM I/O first of all relieves the MK14 software of the task of creating the handshake. Secondly it is likely in this kind of situation that the MK14 and external system are operating asynchronously i.e. are not synchronised to a common time source or system protocol. This implies that when one element is ready for a data transfer, the other may be busy with some other task.
Here the buffering ability of the Port A latch eases these time constraints by holding data transmitted by one element until the other is ready to receive.
Therefore, for example, if the CPU, in the position of a receiver, is unable, due to the requirements of the controlling software, in the worst case, to pay attention for 2 millisecs the transmitter would be allowed to send data once every millisecond.

## Part 2

Monitor program listing* ..... 58
Mathematical ..... 68
Multiply
Divide
Square Root
Greatest Common Divisor
Electronic ..... 73
Puise Delay
Digital Alarm Clock
Random Noise
System ..... 77
Decimal to Hex
Relocator
Serial data input*Serial data output *Games84
Moon Landing
Duck Shoot
MastermindSilver Dollar Game
Music ..... 95Function Generator
Music Box
Organ
Miscellaneous ..... 100
Message
Self-Replicating Program
Reaction Timer
Devised and written by:
David Johnson - Davies
except programs marked thus*

# Monitor program listing 

SCIOS

```
DEVELOPED FROM SCMPKB MONITOR
BY D.J.D.
TAPE ROUTINES BY N.J.T.
```

| $\begin{aligned} & \text { OFOO } \\ & \text { ODOO } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { DISP } \end{aligned}$ | = | $\begin{aligned} & \text { OFOO } \\ & \text { ODOO } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| RAM OFF-SET |  |  |  |  |
| 0000 | DL | = | 0 | ;SEGMENT FOR DIGIT 1 |
| 0001 | DH | = | 1 | ;SEGMENT FOR DIGIT 2 |
| 0002 | D3 | = | 2 | ;SEGMENT FOR DIGIT 3 |
| 0003 | D4 | = | 3 | ;SEGMENT FOR DIGIT 4 |
| 0004 | ADLL | = | 4 | ;SEGMENT FOR DIGIT 5 |
| 0005 | ADLH | = | 5 | ;SEGMENT FOR DIGIT 6 |
| 0006 | ADHL | = | 6 | ;SEGMENT FOR DIGIT 7 |
| 0007 | ADHH | = | 7 | ;SEGMENT FOR DIGIT 8 |
| 0008 | D9 | = | 8 | ;SEGMENT FOR DIGIT 9 |
| 0009 | CNT | = | 9 | :COUNTER. |
| 000A | PUSHED |  | 10 | ;KEY PUSHED. |
| 000B | CHAR | = | 11 | ;CHAR READ. |
| 000C | ADL | = | 12 | ;MEMORY ADDRESS LOW. |
| OOOD | WORD | = | 13 | :MEMORY WORD. |
| OOOE | ADH | = | 14 | ;MEMORY ADDRESS HI. |
| 000F | DDTA | = | 15 | ;FIRST FLAG. |
| 0010 | ROW | = | 16 | ;ROW COUNTER. |
| 0011 | NEXT | = | 17 | ;FLAG FOR NOW DATA. |

RAM POINTERS USED BY SCIOS, P3 IS SAVED ELSEWHERE

| OFF9 P1H | $=$ | OFF9 |
| :--- | :--- | :--- |
| OFFA | P1L | $=$ |
| OFFA |  |  |
| OFFB P2H | $=$ | OFFB |
| OFFC P2L | $=$ | OFFC |
| OFFD A A | $=$ | OFFD |
| OFFE E | $=$ | OFFE |
| OFFF S | $=$ | OFFF |

```
    MONITOR OPERATION SUMMARY
    INITIALLY IN `ADDRESS ENTRY' MODE
;TERM
; CHANGE TO `DATA-ENTRY` MODE
;MEM:
    INCREMENT MEMORY ADDRESS
;ABORT:
    CHANGE TO `ADDRESS ENTRY' MODE
;GO:
```

    THE REGISTERS ARE LOADED FROM RAM AND PROGRAM
        IS TRANSFERRED USING XPPC P3.
        TO GET BACK DO A XPPC P3.
    ; MONITOR LISTING
000000 HALT ;ZEROS DISPLAYED ON RESET
0001 CFFF INIT: ST @-1 (3) ;SO P3 $=-1$
0003 901E JMP START
0005

| $\vdots$ | DEBUG EXIT <br> $\vdots$ |
| :--- | :--- |
| GOOUT: |  |

 000833 0009 C7FF OOOB COF2
OOOD 01 OOOE COEB
001031
0011 COE7
001335
0014 COE7
001632
0017 COE3
001936
001A COE4

XPAH 3
LD ADL(2)
XPAL 3
LD @-1(3) ;FIX GO ADDRESS.
LD E ;RESTORE REGISTERS.
XAE
LD P1L
XPAL 1
LD P1H
XPAH 1
LD P2L
XPAL 2
LD P2H
XPAH 2
LD S

| 001C | 00 |  | HALT |  | ;RESET SINGLE-STEP |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 001D | 07 |  | CAS |  |  |
| 001E | CODE |  | LD | A |  |
| 0020 | 08 |  | NOP |  |  |
| 0021 | 05 |  | IEN |  |  |
| 0022 | 3 F |  | XPPC | 3 |  |
|  |  |  | ENTR | POINT FOR | DEBUG |
| 0023 |  | START: |  |  |  |
| 0023 | C8D9 |  | ST | A |  |
| 0025 | 40 |  | LDE |  |  |
| 0026 | C8D7 |  | ST | E |  |
| 0028 | 06 |  | CSA |  |  |
| 0029 | C8D5 |  | ST | S |  |
| 002B | 35 |  | ХPAH | 1 |  |
| 002C | C8CC |  | ST | P1H |  |
| 002E | 31 |  | XPAL | 1 |  |
| 002F | C8CA |  | ST | P1L |  |
| 0031 | C40F |  | LDI | H(RAM) | ;POINT P2 TORAM |
| 0033 | 36 |  | XPAH | 2 |  |
| 0034 | C8C6 |  | ST | P2H |  |
| 0036 | C400 |  | LDI | L (RAM) |  |
| 0038 | 32 |  | XPAL | 2 |  |
| 0039 | C8C2 |  | ST | P2L |  |
| 003B | C701 |  | LD | @ 1 (3) | ;BUMP P3 FOR RETURN |
| 003D | 33 |  | XPAL | 3 | ;SAVEP3 |
| 003E | CAOC |  | ST | ADL (2) |  |
| 0040 | 37 |  | XPAH | 3 |  |
| 0041 | CAOE |  | ST | ADH (2) |  |
| 0043 | C400 |  | LDI | 0 |  |
| 0045 | CAO2 |  | ST | D3 (2) |  |
| 0047 | CAO3 |  | ST | D4 (2) |  |
| 0049 | C401 |  | LDI | 1 |  |
| 004B | 37 |  | XPAH | 3 |  |
| 004C |  | ABORT: |  |  |  |
| 004C | 906D |  | JMP | MEM |  |
| 004E |  | GONOW: |  |  |  |
| 004E | C2OE |  | LD | ADH (2) |  |
| 0050 | 90B3 |  | JMP | GOOUT |  |
| 001C | 00 |  |  |  |  |

TAPE INTERFACE ROUTINES
OOD5 COUNT = OD5 AFF7
00D6 LEN $=$ OD6 EFF8
$\vdots$ STORE TOTAPE $=0052$
0052 C501 TOTAPE: LD1(1)
005401
0055 C401
0057 CBD5
0059 C401


00A1
00A1 C20E
00A3 35
00A4 C20C
OOA6 31
OOA7 C20D
00A9 C900
OOAB 9034
OOAD
OOAF 989D
OOB1 E405
OOB3 9822
OOB5 AAOC
$00 B 7$ 9C1E
00B9 90E2
00BB
OOBB C4FF
OOBD CA11
OOBF CAOF
00C1
00C1 C20E
00C3 35
$00 C 4$ C20C
OOC6 31
$00 \mathrm{C} 7 \mathrm{C100}$
00C9 CAOD
OOCB C43F
OOCD 33
OOCE 3F
OOCF 90DC
00D1 C41A
OOD3 33
OOD4 3F
OOD5 9OEA
OOD7 DATA:
OOD7 C4FF
OOD9 CAOF
OODB C2OE
OODD 35
OODE C2OC
OOEO 31
OOE1 C100 DATACK:
OOE3 CAOD

OOE5
$00 E 5$ C43F
OOE7 33
OOE8 3F
MEMDN:

MEMCK:

MEM:

MEML:

DATAL:

LD ADH(2) ;PUT WORD IN MEM.
XPAH 1
LD ADL(2)
XPAL 1
LD WORD(2)
ST (1)
JMP DATACK

XRI 06 ;CHECK FOR GO.
JZ ;GONOW
XRI 05 ;CHECK FOR TERM.
JZ DATA ;CHECK IF DONE.
ILD ADL(2) :UPDATEADDRESS LOW.
JNZ DATA
JMP DTACK
; MEM KEY PUSHED
LDI -1 ;SET FIRST FLAG.
ST NEXT (2) ;SET FLAG FOR ADDRESS NOW.
ST DDTA(2)
LD ADH(2)
XPAH 1 ;SET P1 FOR MEM ADDRESS.
LD ADL(2)
XPAL 1
LD (1)
ST WORD(2) ;SAVE MEM DATA.
LDI L(DISPD)-1 ;FIX DATA SEG.
XPAL 3
XPPC 3 ;GO TO DISPD SET SEG FOR DATA.
JMP MEMCK ;COMMANDRETURN.
LDI L(ADR)-1 ;MAKE ADDRESS.
XPAL 3
XPPC 3
JMP MEML ;GET NEXT CHAR.
LDI -1 ;SET FIRST FLAG.
ST DDTA(2)
LD ADH(2) ;SET P1 TO MEMORY ADDRESS
$\times$ ХАН 1
LD ADL(2)
XPAL 1
LD (1) ;READ DATA WORD.
ST WORD(2) ;SAVE FOR DISPLAY.
.PAGE
LDI L(DISPD)-1 ;FIX DATA SEG.
XPAL 3
XPPC 3 ;FIX DATA SEG-GO TO DISPD.

| OOE9 | $90 \subset 2$ |  | JMP | MEMCK | ;CHAR RETURN. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OOEB | C404 |  | LDI | 4 | ;SET COUNTER FOR NUMBER OF SHIFTS. |
| OOED | CA09 |  | ST | CNT(2) |  |
| OOEF | AAOF |  | ILD | DDTA(2) | ;CHECK IF FIRST. |
| 00F1 | 9C06 |  | JNZ | DNFST |  |
| 00F3 | C400 |  | LDI | 0 | ;ZERO WORD IF FIRST. |
| OOF5 | CAOD |  | ST | WORD (2) |  |
| 00F7 | CA1 1 |  | ST | NEXT(2) | ;SET FLAG FOR ADDRESS DONE. |
| 00F9 |  | DNFST: |  |  |  |
| 00F9 | 02 |  | CCL |  |  |
| OOFA | C20D |  | LD | WORD(2) | ;SHIFT LEFT. |
| OOFC | F20D |  | ADD | WORD(2) |  |
| OOFE | CAOD |  | ST | WORD (2) |  |
| 0100 | BA09 |  | DLD | CNT(2) | ;CHECK FOR 4 SHIFTS. |
| 0102 | 9CF5 |  | JNZ | DNFST |  |
| 0104 | C20D |  | LD | WORD(2) | ;ADD NEW DATA. |
| 0106 | 58 |  | ORE |  |  |
| 0107 | CAOD |  | ST | WORD(2) |  |
| 0109 | 9096 |  | JMP | /MEMDN |  |
|  |  | , | SEGM | ENT ASSIGN | MENTS |
|  | 0001 | SA | = | 1 |  |
|  | 0002 | SB | = | 2 |  |
|  | 0004 | SC | = | 4 |  |
|  | 0008 | SD | = | 8 |  |
|  | 0010 | SE | = | 16 |  |
|  | 0020 | SF | = | 32 |  |
|  | 0040 | SG | $=$ | 64 |  |

'HEX NUMBER TO SEVEN SEGMENT TABLE'

|  |  |
| :---: | :---: |
|  |  |
| 10C 0 | 06 (1) |
| 10D 5 |  |
| 010E 4 |  |
| 10 F | 66 |
| 110 |  |
| 11 | 7 D |
|  | O |
| 0113 |  |
| 0114 |  |
| 0115 |  |
| 0116 |  |
| 0117 |  |
| 8 | 5E |
| 0119 | 79 |
| 011 A | 71 ( |

011B

CROM:

ADR: ;

BYTE
BYTE
BYTE
BYTE
.BYTE
BYTE
BYTE
.BYTE
.BYTE
.BYTE
.BYTE

## .BYTE

.BYTE
.BYTE
.BYTE

## .BYTE

$$
\begin{aligned}
& S A+S B+S C+S D+S E+S F \\
& S B+S C \\
& S A+S B+S D+S E+S G \\
& S A+S B+S C+S D+S G \\
& S B+S C+S F+S G \\
& S A+S C+S D+S F+S G \\
& S A+S C+S D+S E+S F+S G \\
& S A+S B+S C \\
& S A+S B+S C+S D+S E+S F+S G \\
& S A+S B+S C+S F+S G \\
& S A+S B+S C+S E+S F+S G \\
& S C+S D+S E+S F+S G \\
& S A+S D+S E+S F \\
& S B+S C+S D+S E+S G \\
& S A+S D+S E+S F+S G \\
& S A+S E+S F+S G
\end{aligned}
$$

.PAGE 'MAKE 4 DIGIT ADDRESS'
SHIFT ADDRESS LEFT ONE DIGIT THEN ADD NEW LOW HEX DIGIT.
HEX DIGIT IN E REGISTER.
P2 POINTS TO RAM.

011 B C404
011 D CA09
011 F AAOF
0121 9CO6
0123 C400
0125 CAOE
0127 CAOC
0129 NOTFST:
012902
012 A C20C
012C F2OC
012 CAOC
0130 C2OE
0132 F2OE
0134 CAOE
0136 BAO9
0138 9CEF
013A C20C
013C 58
$013 D$ CAOC
013 F 3F

LDI 4
ST CNT(2)
ILD DDTA(2
JNZ NOTFST ;JMPIFNO.
LDI 0 ;ZERO ADDRESS.
ST ADH(2)
ST ADL(2)
CCL ;CLEAR LINK.
LD ADL(2) ;SHIFT ADDRESS LEFT 4 TIMES.
ADD ADL(2)
ST ADL(2) ;SAVEIT.
LD ADH(2) ;NOW SHIFT HIGH.
ADD ADH(2)
ST ADH(2)
DLD CNT(2) ;CHECK IF SHIFTED 4 TIMES.
JNZ NOTFST ;JMPIFNOT DONE.
LD ADL(2) ;NOW ADD NEW NUMBER.
ORE
XPPC 3
.PAGE 'DATA TO.SEGMENTS'

ST ADL(2) ;NUMBER IS NOW UP DATED.
;SET NUMBER OF SHIFTS.
;CHECK IF FIRST.
;JMP IF NO.
;ZERO ADDRESS.
; CONVERT HEX DATA TO SEGMENTS.
P2 POINTS TO RAM.
DROPS THRU TO HEX ADDRESS CONVERSION.

| 0140 |  | DISPD: |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0140 | C401 |  | LDI | H(CROM) | ;SET ADDRESS OF TABLE. |
| 0142 | 35 |  | XPAH | 1 |  |
| 0143 | C40B |  | LDI | L(CROM) |  |
| 0145 | 31 |  | XPAL | 1 |  |
| 0146 | C200 |  | LD W | WORD(2) | ;GET MEMORY WORD. |
| 0148 | D40F |  | ANI | OF |  |
| 014A | 01 |  | XAE |  |  |
| 014B | C180 |  | LD | -128(1) | ;GET SEGMENT DISP. |
| 014D | CAOO |  | ST | DL(2) | ;SAVE AT DATA LOW. |
| 014 F | C20D |  | LD | WORD(2) | ;FIXHI. |
| 0151 | 1C |  | SR | . | ;SHIFT HI TO LOW. |
| 0152 | 1 C |  | SR |  |  |
| 0153 | 1C |  | SR |  |  |
| 0154 | 1C |  | SR |  |  |
| 0155 | 01 |  | XAE |  |  |
| 0156 | C180 |  | LD | -128(1) | ;GET SEGMENTS. |
| 0158 | CA01 |  | ST | DH(2) | ;SAVEIN DATA HI. |

; CONVERT HEX ADDRESS TO SEGMENTS.
; P2 POINTS TO RAM.
; DROPS THRU TO KEYBOARD AND DISPLAY.

| Poev (1) $\rightarrow 0$ | $015 \mathrm{~A}$ |  | DISPA: |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\longrightarrow 0$ | 015A | ${ }^{03}$ |  | $\begin{aligned} & \text { SCL } \\ & \text { LDI } \end{aligned}$ | H(CROM) | ;SET ADDRESS OF TABLE |
|  | 015 D | 35 |  | ХPAH |  |  |
|  | 015 E | C40B ${ }^{\text {- }}$ |  | LDI | L(CROM) |  |
|  | 0160 | 31 |  | XPAL | 1 |  |
| 2) cber 0 | 0161 |  | LOOPD: |  |  |  |
| pirsero 0 | $\begin{aligned} & 0161 \\ & 0163 \end{aligned}$ | $\begin{aligned} & \text { C20C } \\ & \text { D40F } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { ANI } \end{aligned}$ | ADL(2) <br> OF | ;GET ADDRESS. |
|  | 0165 | 01 |  | XAE |  |  |
|  | 0166 | C180 |  | LD | -128(1) | ;GET SEGMENTS. |
|  | 0168 | CAO4 |  | ST | ADLL(2) | ;SAVE SEG OF ADR LL. |
| 寿 0 | 016A | C20C |  | LD | ADL(2) |  |
|  | 016C | 1 C |  | SR |  | ;SHIFT HI DIGIT TO LOW. |
|  | 016D | 1 C |  | SR |  |  |
|  | 016 E | 1 C |  | SR |  |  |
|  | 016 F | 1 C |  | SR |  |  |
|  | 0170 | 01 |  | XAE |  |  |
|  | 0171 | C180 |  | LD | -128(1) | ;GET SEGMENTS. |
|  | 0173 | CA05 |  | ST | ADLH(2) |  |
|  | 0175 | 06 |  | CSA |  | ;CHECK IF DONE. |
|  | 0176 | D480 |  | ANI | 080 |  |
|  | 0178 | 9809 |  | JZ | DONE |  |
|  | 017 A | 02 |  | CCL |  | ;CLEAR FLAG. |
|  | 017B | C400 |  | LDI | 0 |  |
|  | 017D | CA03 |  | ST | D4(2) | ;ZERO DIGIT 4. |
|  | 017 F | C602 |  | LD | @2(2) | ;FIX P2 FOR NEXT LOOP. |
|  | 0181 | 90DE |  | JMP | LOOPD |  |
|  | 0183 |  | DONE: |  |  |  |
|  | 0183 | C6FE |  | LD | @-2(2) | ;FIX P2 |

CALL XPPC 3
JMP COMMAND IN A GO $=6, \mathrm{MEM}=7$, TERM $=3$ $\mathrm{INEGO}=22, \mathrm{MEM}=23$, TERM $=27$.
NUMBER RETURN HEX NUMBER IN E REG.
ABORT KEY GOES TO ABORT. ALL REGISTERS ARE USED.

P2 MUST POINT TO RAM. ADDRESS MUST BE XXXO.
TO RE-EXECUTE ROUTINE DO XPPC3.

0185 KYBD:
0185 C400 LDI 0 ;ZERO CHAR.



## Mathematical

The mathematical subroutines all take their arguments relative to the pointer register P 2. Pointer P 3 is the subroutine calling register. All of these routines may be repeated without reloading P3 after the first call.
The simplest way to test them out is to get the monitor to load P2 from memory for you by storing the address required at OFFB and OFFC.
The arguments should then be entered at successive locations starting at this address, as specified in the diagram labelled 'Stack Usage' at the top of each subroutine. The results are similarly returned relative to P2.
To illustrate this procedure the following sequence sets up the multiply subroutine to multiply $X^{\prime} F F$ by $X^{\prime} F F$ :

| OFFB OF | ; Sets P2H |
| :--- | :--- |
| OFFC 80 | ; Sets P2L |
|  |  |
| OF80 FF | : Multiplicand |
| OF81 FF | : Multiplier |

The program is entered at OF50 and the result, X'FEO1 in this example, will be put into locations OF82 and OF83. A similar process can be followed to use the other mathematical routines.
'Multiply' gives the 16 -bit unsigned product of two 8 -bit unsigned numbers.
e.g. $A=X^{\prime} F F(255)$
$B=X^{\prime} F F(255)$
RESULT = X'FEO1 (65025).
'Divide' gives the 16 -bit unsigned quotient and 8-bit remainder of a 16 bit unsigned dividend divided by an 8-bit unsigned divisor.
e.g. DIVISOR $=$ X $^{\prime} 05$ (5)

DIVIDEND $=X^{\prime} 5768$ (22376)
QUOTIENT $=X^{\prime} 117 B(4475)$
REMAINDER $=X^{\prime} 01$ (1).
'Square Root' gives the 8-bit integer part of the square root of a 16 -bit unsigned number. It uses the relation:

$$
(n+1)^{2}-n^{2}=2 n+1
$$

and subtracts as many successive values of $2 n+1$ as possible from the number, thus obtaining $n$.

$$
\text { e.g. } \text { NUMBER }=X^{\prime} \text { D5F6 }(54774)
$$

$$
\text { ROOT }=X^{\prime} E A(234) .
$$

'Greatest Common Divisor' uses Euclid's algorithm to find GCD of two 16 -bit unsigned numbers; i.e. the largest number which will exactly divide them both. If they are coprime the result is 1 .

$$
\begin{aligned}
& \text { e.g. } A=X^{\prime} \text { FFCE }(65486=478 \times 137) \\
& B=X^{\prime} 59 C 5(23701=173 \times 137) \\
& G C D=X^{\prime} 89(137) .
\end{aligned}
$$

## Multiply

; Multiplies two unsigned 8 -bit numbers ; (Relocatable)
; Stack usage:

| $\vdots$ | REL: | ENTRY: | USE: | RETURN: |
| :--- | :---: | :--- | :--- | :--- |
| $\vdots$ | -1 |  | Temp |  |
| $\vdots($ P2 $)->$ | 0 | A | A | A |
| $\vdots$ | 1 | $B$ | B | B |
| $\vdots$ | 2 |  | $R e s u l t ~(H) ~ R e s u l t ~(H) ~$ |  |
| $\vdots$ | 3 |  | $R e s u l t ~(L) ~$ | $\operatorname{Result}$ (L) |


| 0000 | A | $=$ | 0 |
| :--- | :--- | :--- | :--- |
| OO01 B | $=$ | 1 |  |
| FFFF | Temp | $=$ | - |
| 0002 | RH | $=$ | 2 |
| 0003 RL | $=$ | 3 |  |

0000 . = OF5 0

OF50 C408 Mult: LDI 8
OF52 CAFF ST Temp (2)
OF54 C400 LDI 0
OF56 CAO2 ST RH(2)
OF58 CAO3 ST RL(2)
OF5A C201 Nbit: LD B(2)
OF 5C 02 CCL
OF5D 1E RR
OF5E CAO1
ST B(2)
OF $60 \quad 9413$
OF62 C2O2
OF 64 F200
OF66 IF
Shift:
JP Clear
LD $\quad \mathrm{RH}(2)$
ADD $\quad \mathrm{A}(2)$

OF 67 CAO2
OF 69 C2O3
OF6B IF
OF 6C CAO3
OF6E BAFF
RRL
ST RH(2)
LD RL(2)

OF 70 9CE8
OF 72 3F
OF 73 90DB
RRL
ST RL(2)
DLD Temp(2)
JNZ Nbit
XPPC 3
JMP Mult
OF 75 C202 Clear: LD RH(2)
OF77 90ED JMP Shift
0000 .END

## Divide

|  |  | ; Divides an unsigned 16 -bit number by ; an unsigned 8-bit number giving ; 16 -bit quotient and 8 -bit remainder. ; (Relocatable) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ; Stack usage: |  |  |  |
|  |  | , Stack | REL: | ENTRY: | USE: RETURN: |
|  |  |  | -1 |  | Quotient(1) |
|  |  | ;(P2)-> | 0 | Divisor | Quotient( H ) |
|  |  |  | +1 | Dividend(H) | Quotient(L) |
|  |  |  | +2 | Dividend(L) | Remainder |
|  | FFFF | Quot | = | -1 |  |
|  | 0000 | DSOR | $=$ | 0 |  |
|  | 0001 | DNDH | = | 1 |  |
|  | 0002 | DNDL | = | 2 |  |
|  |  | ; |  |  |  |
| 0000 |  |  | = OF |  |  |
| OF80 | C200 | Div: | LD | DSOR(2) |  |
| OF 82 | 01 |  | XAE |  |  |
| OF 83 | C400 |  | LDI | 0 |  |
| OF 85 | ca00 |  | ST | DSOR(2) | ;Now Quotient(H) |
| OF 87 | CAFF |  | ST | Quot(2) | ;Quotient(L) |
| OF89 | C201 | Subh: | LD | DNDH(2) |  |
| OF 8B | 03 |  | SCL |  |  |
| OF8C | 78 |  | CAE |  |  |
| OF 8 D | CAO1 |  | ST | DNDH(2) |  |
| OF 8F | 1D |  | SRL |  |  |
| OF90 | 9404 |  | JP | Stoph |  |
| OF92 | AAOO |  | ILD | DSOR(2) |  |
| OF94 | 90F3 |  | JMP | Subh |  |
| OF96 | C201 | Stoph: | LD | DNDH(2) |  |
| OF98 | 70 |  | ADE |  | ;Carry is clear |
| OF99 | CA01 |  | ST | DNDH(2) | ;Undo damage |
| OF9B | C202 | Subl: | LD | DNDL(2) |  |
| OF9D | 03 |  | SCL |  |  |
| OF9E | 78 |  | CAE |  |  |
| OF9F | CAO2 |  | ST | DNDL(2) |  |
| OFA1 | C201 |  | LD | DNDH(2) |  |
| OFA3 | FCOO |  | CAI | 0 |  |
| OFA5 | CA01 |  | ST | DNDH(2) |  |
| OFA7 | 1D |  | SRL |  |  |
| OFA8 | 9404 |  | JP | Stopl |  |
| OFAA | AAFF |  | ILD | Quot (2) |  |
| OFAC | 90ED |  | JMP | Subl |  |
| OFAE | C202 | Stopl: | LD | DNDL(2) |  |
| OFBO | 70 |  | ADE |  |  |
| OFB1 | CAO2 |  | ST | DNDL(2) | ;Remainder |
| OFB3 | C2FF |  | LD | Quot(2) |  |
| OFB5 | CAO1 |  | ST | DNDH(2) |  |


| OFB7 | $3 F$ | XPPC | 3 | ;Return |
| :--- | :--- | :--- | :--- | :--- |
| OFB8 | $90 C 6$ | JMP | Div |  |
|  | 0000 |  |  |  |
|  |  |  | END |  |

## Square Root

; Gives square root of 16 -bit unsigned number ; Integer part only. (Relocatable).
; Stack usage:
REL: ENTRY: USE: RETURN:

| $\vdots$ | REL: | EN |
| :--- | ---: | ---: |
| $\vdots($ P2 $)->$ | -1 | N |
| $\vdots$ | +1 | N |
| $\vdots$ |  |  |
| HI | $=$ | 0 |
| LO | $=$ | 1 |


| 0000 | HI | $=$ | 0 |
| :--- | :--- | :--- | :--- |
| 0001 | LO | $=$ | 1 |
| FFFF | Temp | $=$ |  |


|  | 0000 |  | SOF20 |  |
| :--- | :--- | :--- | :--- | :--- |
| OF 20 | C400 | SQRT: | LDI | X'00 |
| OF 22 | CAFF |  | ST | Temp(2) |


| OF 24 | 03 | Loop: | SCL |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 25 | BAFF |  | DLD | Temp(2) |  |
| OF 27 | F2FF |  | ADD | Temp(2) |  |
| OF 29 | 01 |  | XAE |  |  |
| OF 2A | C4FE |  | LDI | $X^{\prime}$ 'FE |  |
| OF 2C | F400 |  | ADI | $\mathrm{X}^{\prime} \mathrm{OO}$ |  |
| OF 2E | 01 |  | XAE |  |  |
| OF 2F | F201 |  | ADD | LO(2) |  |
| OF 31 | CAO1 |  | ST | LO(2) |  |
| OF 33 | 40 |  | LDE |  |  |
| OF 34 | F200 |  | ADD | HI(2) |  |
| OF 36 | CAOO |  | ST | HI(2) |  |
| OF 38 | ID |  | SRL |  |  |
| OF39 | 9402 |  | JP | EXIT |  |
| OF 3B | $90 E 7$ |  | JMP | LOOP |  |
| OF3D | C400 | Exit: | LDI | X'00 |  |
| OF 3F | CAOO |  | ST | HI(2) |  |
| OF41 | FAFF |  | CAD | Temp(2) |  |
| OF43 | CA01 |  | ST | LO(2) |  |
| OF45 | 3F |  | XPPC | 3 | ;Return |
| OF46 | 9008 |  | JMP | SQRT | ;For Repeat |
| OF48 |  |  | . $=$ OFFB |  |  |
| OFFB | OF80 |  | .DBYTE | OF80 | ;P2-> Number |
|  | 0000 |  | .END |  |  |

## Greatest Common Divisor

|  |  | ; Finds G ; 16-bit uses Eu | eatest nsigned lid's A | mon Divis mbers thm. (Rel | of of two <br> catable |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  |  | ; Stack u | age: |  |  |  |
|  |  | $;(P 2)->$ | $\begin{aligned} & \text { REL: } \\ & 0 \end{aligned}$ | ENTRY: <br> A(H) | USE: | RETURN: 0 |
|  |  |  | 1 | A(L) | A(L) | 0 |
|  |  | ; |  | $\mathrm{B}(\mathrm{H})$ | $\mathrm{B}(\mathrm{H})$ | $\mathrm{GCD}(\mathrm{H})$ |
|  |  | ; |  | $B(L)$ |  |  |
|  |  |  |  |  |  |  |
|  | 0000 | AH | = | 0 |  |  |
|  | 0001 | AL | = | 1 |  |  |
|  | 0002 | BH | = | 2 |  |  |
|  | 0003 | BL | $=$ | 3 |  |  |
|  |  | , |  |  |  |  |
| 0000 |  |  | = OF |  |  |  |
| OF 20 | 03 | GCD: | SCL |  |  |  |
| OF 21 | C203 |  | LD | BL(2) |  |  |
| OF 23 | FA01 |  | CAD | AL(2) |  |  |
| OF 25 | CA03 |  | ST | BL(2) |  |  |
| OF 27 | 01 |  | XAE |  |  |  |
| OF 28 | C202 |  | LD | BH(2) |  |  |
| OF 2A | FAOO |  | CAD | AH(2) |  |  |
| OF 2C | CAO2 |  | ST | $\mathrm{BH}(2)$ |  |  |
| OF 2E | 1D |  | SRL |  | ; Put c | in top bit |
| OF 2F | 9402 |  | JP | Swap ' |  |  |
| OF 31 | 90ED |  | JMP | GCD | ;Subtr | again |
| OF33 | 02 | Swap: | CCL |  |  |  |
| OF34 | C201 |  | LD | AL(2) |  |  |
| OF36 | 01 |  | XAE |  |  |  |
| OF37 | 70 |  | ADE |  |  |  |
| OF38 | CA01 |  | ST | AL(2) |  |  |
| OF3A | 40 |  | LDE |  |  |  |
| OF3B | CA03 |  | ST | BL(2) |  |  |
| OF3D | C200 |  | LD | AH(2) |  |  |
| OF 3F | 01 |  | XAE |  |  |  |
| OF 40 | C202 |  | LD | $\mathrm{BH}(2)$ |  |  |
| OF 42 | 70 |  | ADE |  |  |  |
| OF 43 | CAOO |  | ST | AH(2) |  |  |
| OF 45 | 01 |  | XAE |  |  |  |
| OF 46 | CAO2 |  | ST | BH(2) |  |  |
| OF 48 | 40 |  | LDE |  | ;Get n | AH(2) |
| OF 49 | DA01 |  | OR | AL(2) | ;OR w | new AL(2) |
| OF 4B | 9CD3 |  | JNZ | GCD | ;Not fi | ed yet |
| OF 4D | 3 F |  | XPPC | 3 | ;Retur |  |
| OF 4E | 9000 |  | JMP | GCD | ;For re | t run |
|  | 0000 |  | .END |  |  |  |

# Electronic 

'Pulse Delay' uses a block of memory locations as a long shift-register, shifting bits in at the serial input SIN and out from the serial output SOUT By varying the delay constants the input waveform can be delayed by up to several seconds, though for a fixed block of memory the resolution of the delay chain obviously decreases with increased delay.

With the program as shown the shift-register uses the 128 locations OF80 to OFFF, thus providing a delay of 1024 bits.
The 'Digital Alarm Clock' gives a continuously changing display of the time in hours, minutes and seconds. In addition, when the alarm time stored in memory tallies with the actual time the flag outputs are taken high. The time can be set in locations OF16, OF17, and OF18, and the alarm time is stored in locations OF1 2, OF13, and OF14. The program should be executed at OF20.

The program depends for its timing on the execution time of the main loop of the program, which is executed 98 times a second, so this is padded out to exactly $1 / 98$ th of a second with a delay instruction. The delay constants at OF7F and OF81 should be adjusted to give the correct timing.
'Random Noise' generates a pseudo-random sequence of $\mathbf{2 ~}^{\mathbf{1 5}-1}$ or 65535 bits at the flag outputs. If one flag output is connected to an amplifier the sequence sounds like random noise. Alternatively, by converting the program to a subroutine to return one bit it could be used to generate random coin-tosses for games and simulations. Note that the locations OF1E and OF1F must not contain OO for the sequence to start.

## Pulse Delay

; Pulse delayed by 1024 bit-times. ; (Relocatable). Uses serial in/out.

0000
OF1F
$\begin{array}{ll}\text { OF2O C4OF } \\ \text { OF } 22 & 35\end{array}$
OF 2235
OF 23 C480
OF 25
31
OF 26 C408
OF 28 C8F6
OF 2A C100
OF2C 01
OF2D CD01
OF 2F 19
OF30 C400
OF 32 8FO4
OF34 B8EA
OF 36 9CF7
OF 3831
;

| OF39 | 9CEA |  | JNZ | Next |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF3B | 90E3 |  | JMP | Enter |  |
|  |  | ; |  |  |  |
|  | 0000 | TC1 | $=$ | 0 | ;Bit-time |
|  | 0004 | TC2 | $=$ | 4 | ;Delay constants |
|  |  | $;$ |  |  | OF80 | ;Start of scratch area

## Digital Alarm Clock

;Outputs are held on when alarm ;time = Actual time, i.e. for one sec. ;Enter at OF20
010B Crom $=$ 010B ;Segment table ODOO Disp $=$ ODOO ;Display address
OFOO Ram $=$ OFOO

OF10 Row $=$ Ram +010

0000
OF 12
OF 13
OF14
OF 15
OF 16
OF 1A 76
OF1B 40
OF1C 40
OF1D 20
OF $1 E$
OF2O C401
OF 22
37
OF 23 C4OB
OF 2533
OF 26 C4OD
OF 2836
OF 29 C40D
OF 2B 32
OF 2C C4OF
OF 2E 35
OF 2 F C41A
OF 3131
OF32 O3
OF 33 C405
OF35 C8DA
OF37 C5FF
OF39 ECOO
OF3B C900
OF3D E904
OF 3F 9804
OF41 9802
OF 439002
OF45 C900
= OF1 2
$=.+1$
$=.+1$
$=.+1$
$=.+1$
Time:
$=.+4$
BYTE 076
BYTE 040 ;Minutes
BYTE 040 ;seconds BYTE 002 ;Speed
;Alarm time:hours
;Minutes
;Seconds
;Not used
;Actual time
;Excess: Hours


| OF 47 | C100 | Cont: | LD | (1) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 49 | D40F |  | ANI | OF |  |
| OF 4B | 01 |  | XAE |  |  |
| OF 4C | C380 |  | LD | -128(3) | ;Get segments |
| OF 4E | CE01 |  | ST | @+1(2) | ;Write to display |
| OF 50 | C440 |  | LDI | 040 |  |
| OF 52 | 8F00 |  | DLY | 00 | ;Equalize display |
| OF54 | C100 |  | LD | (1) |  |
| OF 56 | 1 C |  | SR |  |  |
| OF 57 | 1 C |  | SR |  |  |
| OF 58 | 1 C |  | SR |  |  |
| OF59 | 1 C |  | SR |  |  |
| OF 5A | 01 |  | XAE |  |  |
| OF5B | C380 |  | LD | -128(3) | - |
| OF 5D | CEO2 |  | ST | @ + 2(2) | ;Leave a gap |
| OF 5F | B8B0 |  | DLD | Row |  |
| OF 61 | 9CD4 |  | JNZ | Again |  |
| OF 63 | C403 |  | LDI | 3 |  |
| OF 65 | C8AA |  | ST | Row | ;Digit count |
| OF 67 | C400 |  | LDI | 0 |  |
| OF 69 | 01 |  | XAE |  |  |
| OF 6A | C5FF | Loop: | LD | @-1(1) |  |
| OF 6C | E104 |  | XOR | +4(1) | ;Same time? |
| OF 6E | 58 |  | ORE |  |  |
| OF 6F | 01 |  | XAE |  |  |
| OF 70 | B89F |  | DLD | Row |  |
| OF 72 | 9CF6 |  | JNZ | Loop |  |
| OF 74 | 01 |  | XAE |  |  |
| OF 75 | 9803 |  | $J Z$ | Alarm | ;Times tally |
| OF 77 | 40 |  | LDE |  |  |
| OF 78 | 9003 |  | JMP | Contin |  |
| OF 7A | C407 | Alarm: | LDI | 07 | ;All flags on |
| OF7C | 08 |  | NOP |  | ;Pad out path |
| OF7D | 07 | Contin: | CAS |  | ;Output to flags |
| OF 7E | C402 |  | LDI | 02 | ;Pad out loop to |
| OF 80 | 8F11 |  | DLY | 011 | ;1/(100-speed) secs. |
| OF 82 | 90A2 |  | JMP | New |  |
|  | 0000 |  | END |  |  |
|  |  | Random Noise |  |  |  |
|  |  | $\begin{aligned} & \text {; Relocatable } \\ & \text {; Generates sequence } 2 \uparrow 15 \text { bits long } \end{aligned}$ |  |  |  |
|  |  |  | = OF |  |  |
| OF 1E |  | Line: | $=$. |  | ;For random number <br> ;Must not be zero |
| OF 20 | COFD | Noise: | LD | Line |  |
| OF 22 | 1 F |  | RRL |  |  |
| OF 23 | C8FA |  | ST | Line |  |
| OF 25 | COF9 |  | LD | Line + 1 |  |

OF 27 1F
OF 28 C8F6
OF 2A 02
OF 2B F4O2
OF 2D 1E
OF 2E 1E
OF $2 \mathrm{~F} \quad 1 \mathrm{E}$
OF 30 D487
OF 3207
OF 33 90EB
0000

RRL
ST Line + 1
CCL
ADI
RR
RR
RR
ANI
CAS
JMP
END
;Ex-or of bits 1 and 2
;In bit 2
;Rotate bit 2 to ;Bit 7
;Put it in carry and ;Upclate flags

## System

'Decimal to Hex' displays in hex the decimal number entered in at the keyboard as it is being entered. Negative numbers can be entered too, prefixed by 'MEM'.

## e.g. 'MEM' '1' '5' '7' displays 'FF63'

'TERM' clears the display ready for a new number entry.
'Relocator' will move up to 256 bytes at a time from any start address to any destination address.
These two addresses and the number of bytes to be moved are specified in the 5 locations before the program. Since the source program and destination area may overlap, the order in which bytes are transferred is critical to avoid overwriting data not yet transferred, and so the program tests for this. The program should be executed at OF20.
Any of the programs marked relocatable can be moved, without alteration, to a different start address and they will execute in exactly the same manner.

## Serial Data Transfers

This section describes a method of serial data input/output (I/O) data transfer using the Extension Register. All data I/O is under direct software control with data transfer rates between 110 baud and 9600 baud selectable via software modification.

## Data Output

Data to be output is placed in the Extension Register and shifted out through the SOUT Port using the Serial Input/Output Instruction (SIO). The Delay Instruction (DLY), in turn, creates the necessary delay to achieve the proper output baud rate. This produces a TTL-level data stream which can be used as is or can be level-shifted to an RS-232C level. Numerous circuits are available for level shifting. As an example, either a DS1488 or an operational amplifier can be used. Inversion of the data stream, if needed, can be done either before the signal is converted or by the level shifter itself.

## Data Input

Data input is received in much the same way as data is output. The Start Bit is sensed at the SIN Port and then received using the SIO Instruction and the DLY Instruction. After the Start Bit is received, a delay into the middle of the bit-time is executed. the data is then sensed at each full bittime (the middle of the bit) until all data bits are received. If the data is at an RS-232C level, it must be shifted to a TTL level.
This can be done with either a DS 1489 or an operational amplifier. If inversion if the data is necessary, it should be done before it is presented to the SIN Port.

## Timing Considerations

Serial data transmission rates can be varied by simply changing the delay constants in each of the programs. Table 1 contains the delay constants needed for the various input baud rates. Table 2 contains the delay constants needed for the various output baud rates.

| Baud <br> Rate | Bit <br> Time | HBTF | HBTC | BTF | BTC |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 110 | 9.09 ms | $X^{\prime}$ C3 | $X^{\prime} 8$ | $X^{\prime} 92$ | $X^{\prime} 11$ |
| 300 | 3.33 ms | $X^{\prime} 29$ | $X^{\prime} 3$ | $X^{\prime} 5 E$ | $X^{\prime} 6$ |
| 600 | 1.67 ms | $X^{\prime} 8 \mathrm{~A}$ | $X^{\prime} 1$ | $X^{\prime} 20$ | $X^{\prime} 3$ |
| 1200 | 0.833 ms | $X^{\prime}$ BB | $X^{\prime} 0$ | $X^{\prime} 81$ | $X^{\prime} 1$ |
| 2400 | 0.417 ms | $X^{\prime} 52$ | $X^{\prime} 0$ | $X^{\prime} B 2$ | $X^{\prime} 0$ |
| 4800 | 0.208 ms | $X^{\prime} 1 \mathrm{~F}$ | $X^{\prime} 0$ | $X^{\prime} 4 A$ | $X^{\prime} 0$ |
| 6400 | 0.156 ms | $X^{\prime} 12$ | $X^{\prime} 0$ | $X^{\prime} 30$ | $X^{\prime} 0$ |
| 9600 | 0.104 ms | $X^{\prime} 5$ | $X^{\prime} 0$ | $X^{\prime} 16$ | $X^{\prime} 0$ |

Table 1. Input Delay Constants (4 MHz SC/MP-II)

| Baud <br> Rate | Bit <br> Time | BTF1 | BTF2 | BTC |
| :---: | :--- | :--- | :--- | :--- |
| 110 | 9.09 ms | $X^{\prime} 91$ | $X^{\prime} 86$ | $X^{\prime} 11$ |
| 300 | 3.33 ms | $X^{\prime} 5 \mathrm{E}$ | $X^{\prime} 53$ | $X^{\prime} 6$ |
| 600 | 1.67 ms | $X^{\prime} 1 \mathrm{~F}$ | $X^{\prime} 14$ | $X^{\prime} 3$ |
| 1200 | 0.833 ms | $X^{\prime} 81$ | $X^{\prime} 76$ | $X^{\prime} 1$ |
| 2400 | 0.417 ms | $X^{\prime}$ B2 | $X^{\prime} A 7$ | $X^{\prime} 0$ |
| 4800 | 0.208 ms | $X^{\prime} 49$ | $X^{\prime} 3 E$ | $X^{\prime} 0$ |
| 6400 | 0.156 ms | $X^{\prime} 2 F$ | $X^{\prime} 24$ | $X^{\prime} 0$ |
| 9600 | 0.104 ms | $X^{\prime} 15$ | $X^{\prime} A$ | $X^{\prime} 0$ |

Table 2. Output Delay Constants ( $4 \mathbf{M H z}$ SC/MP-II)

## NOTES:

1. The Serial Data Output routine requires that the bit-count (BITCNT) in the program be set to the total number of data bits and stop bits to be used per character.
2. Two stop bits are needed for the 110 baud rate; all other baud rates need only one stop bit.

## Decimal to Hex

; Converts decimal number entered at ; keyboard to hex and displays result
; 'MEM' = minus, 'TERM' clears display
; (Relocatable)
OOOC ADL $=$ OC
OOOE ADH $=\mathrm{OE}$
OFOO Ram $=$ OFOO
015A Dispa $=015 \mathrm{~A}$
0011 Count 011
0012 Minus 012
0013 Ltemp 013

| 0000 |  |  | = OF50 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF50 | C400 | Dhex: | LDI | 0 |  |
| OF52 | CA1 2 |  | ST | Minus(2) |  |
| OF54 | CAOE |  | ST | ADH(2) |  |
| OF56 | CAOC |  | ST | ADL(2) |  |
| OF58 | C401 | Disp: | LDI | H(Dispa) |  |
| OF5A | 37 |  | XPAH | 3 |  |
| OF5B | C459 |  | LDI | L(Dispa) - 1 |  |
| OF5D | 33 |  | XPAL | 3 |  |
| OF5E | 3F |  | XPPP | 3 |  |
| OF5F | 9028 |  | JMP | Comd | ;Command key |
| OF61 | C40A |  | LDI | 10 | ;Number in extension |
| OF63 | CA11 |  | ST | Count(2) | ;Multiply by 10 |
| OF65 | 03 |  | SCL |  |  |
| OF66 | C212 |  | LD | Minus(2) |  |
| OF68 | 01 |  | XAE |  |  |
| OF69 | 60 |  | XRE |  |  |
| OF6A | 78 |  | CAE |  |  |
| OF6B | 01 |  | XAE |  |  |
| OF6C | 40 |  | LDE |  | ;Same as: LDI O |
| OF6D | 78 |  | CAE |  | CAD 0 |
| OF6E | 01 |  | XAE |  |  |
| OF6F | 9002 |  | JMP | Digit |  |
| OF71 | C213 | Addd: | LD | Ltemp(2) | ;Low byte of product |
| OF73 | 02 | Digit: | CCL |  |  |
| OF74 | F20C |  | ADD | ADL(2) |  |
| OF76 | CA13 |  | ST | Ltemp (2) |  |
| OF78 | 40 |  | LDE |  | ;High byte of product |
| OF79 | F20E |  | ADD | ADH(2) |  |
| OF7B | 01 |  | XAE |  | ;Put back |
| OF7C | BA11 |  | DLD | Count(2) |  |
| OF7E | 9CF1 |  | JNZ | Addd |  |


| OF80 | 40 |  | LDE |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF81 | CAOE |  | ST | ADH(2) |  |
| OF83 | C213 |  | LD | Ltemp(2) |  |
| OF85 | CAOC |  | ST | ADL(2) |  |
| OF87 | 90CF |  | JMP | Disp | ;Display result |
| OF89 | E403 | Comd: | XRI | 3 | ''TERM'? |
| OF8B | 98C3 |  | JZ | Dhex | ;Restart if so |
| OF8D | C4FF |  | LDI | X'FF | ;Must be 'MEM' |
| OF8F | CA12 |  | ST | Minus(2) |  |
| OF91 | $90 C 5$ |  | JMP | Disp |  |
|  |  | $;$ |  |  |  |
| OF93 |  |  | OFFB |  |  |
| OFFB | OF00 |  | .DBYTE | Ram | ;Set P2->Ram |
|  |  |  |  |  |  |

## Relocator

;Moves block of memory
;'From' = source start address
;'To' = destination start address
;'Length' = No of bytes
;(Relocatable)
FF80 $\mathrm{E} \quad=\quad-128$;Extension as offset
0000
OF1B
OF1D
OF1F
OF2O C400
OF22 01
OF23 03
OF24 COF9
OF26 F8F5
OF28 COF4
OF2A F8FO
OF2C 1D
OF2D 9403
OF2F COEF
OF31 01
OF32 02
OF33 COE8
OF35 70
OF36 31
OF27 COE3
OF39 F400
OF3B 35
OF3C 02
OF3D COEO
OF3F 70

| OF40 | 32 |  | XPAL | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF4 1 | CODB |  | LD | To |  |
| OF43 | F400 |  | ADI | 0 |  |
| OF45 | 36 |  | XPAH | 2 |  |
| OF46 | 02 |  | CCL |  |  |
| OF47 | 40 |  | LDE |  |  |
| OF48 | 9 CO 2 |  | JNZ | Up |  |
| OF4A | C 402 |  | LDI | 2 |  |
| OF4C | 78 | Up: | CAE |  | ;i.e. subtract 1 |
| OF4D | 01. |  | XAE |  | ;Put it in ext. |
| OF4E | C580 | Move: | LD | @E(1) |  |
| OF50 | CE80 |  | ST | @E(2) | Move byte |
| OF52 | B8CC |  | DLD | Length |  |
| OF54 | 9CF8 |  | JNZ | Move |  |
| OF56 | 3F |  | XPPC | 3 | ;Return |
|  | 0000 |  | .END |  |  |

## Serial Data Input

; Routine is called with a "XPPC3"' instruction
; Data is received through the serial I/O Port.
; Before executing routine, Pointer P2 should point
; to one available location in R/W memory for a
; counter.
; On return from routine, data received will be in the
; Accumulator and the Extension Register.
; Delay Constants, user defined for desired Baud rate.
; The following example is for 1200 Baud:

| OOBB HBTF | $=$ | OBB | ; Half Bit time, Fine |
| :--- | :--- | :--- | :--- |
| OOO HBTC | $=$ | 0 | $;$ Half Bit time, Coarse |
| 0081 BTF | $=$ | 081 | ; Full Bit Time, Fine |
| 0001 BTC | $=$ | 01 | ; Full Bit time, Coarse |

Search:


| 0011 | 9CF1 | JNZ | Again |
| :--- | :--- | :--- | :--- |
| 0013 | ; If not zero, was not |  |  |
| 0015 | 01 | LDI | 0 | ; start B

## Serial Data Output

; Routine is called with a "XPPC3'" instruction.
; Data is transmitted through Serial I/O Port.
; Before executing subroutine, pointer P2 should
; point to one available byte of R/W memory for a
; counter.
; Upon entry, character to be transmitted must be in ; the accumulator.
; Delay constants, user defined for desired baud rate.
; The following example is for 1200 baud:

| 0081 | BTF1 | = | 081 | p |
| :---: | :---: | :---: | :---: | :---: |
| 0076 | BTF2 | = | 076 | ; Bit time Fine, second loop |
| 0001 | BTC | $=$ | 01 | Full Bit time, Coarse |

; Character Bit-count. This should be set for the ; desired number of Data Bits and stop Bits.

0009 BITCNT $=9 \quad ; 8$ data and 1 Stop Bit
Start:

| 0000 | 01 |
| :--- | :--- |
| 0001 | $C 400$ |
| 0003 | 01 |
| 0004 | 19 |
| 0005 | 01 |
| 0006 | $C 481$ |
| 0008 | $8 F 01$ |
| OOOA | C409 |
| OOOC | CAOO |

XAE
LDI
XAE
SIO
XAE
LDI
DLY
LDI
ST
Send:
OOOE 19
000F 40
0010 DC80
001201
0013 C476

SIO
LDE
ORI 080 ; Set last Bit to 1
XAE
LDI
; Send Bit
; Put back in E. Reg.
BTF2 ; Load Bit time Fine
; Save data in E. Reg.
0 ; Clear acc.
; Put data in acc, clear E.
; Send Start Bit
; Put data in E. Reg.
BTF1 ; Load Bit time Fine
BTC ; Wait one Bit time
BITCNT ; Set loop count for data
(2) ; and Stop Bit(s). Save
; in count.

| 0015 | 8F01 | DLY | BTC | ; Delay one Bit time |
| :---: | :---: | :---: | :---: | :---: |
| 0017 | BAOO | DLD | (2) | ; decrement Bit counter |
| 0019 | 9CF3 | JNZ | Send | ; If not done, loop back |
| 001B | 3F | XPPC | 3 | ; otherwise, return |
|  | 0000 | .END |  |  |

## Games

The first two games are real-time simulations which provide a test of skill, and they can be adjusted in difficulty to suit the player's ability. The last two games are both tests of clear thinking and logical reasoning, and in the last one you are pitted against the microprocessor which tries
to win
'Moon Landing' simulates the landing of a spacecraft on the moon. The displays represent the control panel and give a continuously changing readout of altitude ( 3 digits), rate of descent ( 2 digits), and fuel remaining ( 1 digit). The object of the game is to touch down gently; i.e. to reach zero altitude with zero rate of descent. To achieve this you have control over the thrust of the rockets: the keys 1 to 7 set the thrust to the corresponding strength, but the greater the thrust the higher the rate of consumption of fuel. When the fuel runs out an ' $F$ ' is displayed in the fuel gauge, and the spacecraft will plummet to the ground under the force of gravity.

On reaching the moon's surface the display will freeze showing the velocity with which you hit the surface if you crashed, and the fuel remaining. Pressing 'TERM' will start a new landing.
The program should be entered at OF52.
The speed of the game is determined by the delay constants at OF38 and OF3A. The values given are suitable for a 1 MHz clock and they should be increased in proportion for higher clock rates. The initial values for the altitude, velocity, and fuel parameters are stored in memory at OF1 4 to OF1F and these can be altered to change the game.
'Duck Shoot' simulates ducks flying across the skyline. At first there is one duck, and it can be shot by hitting the key corresponding to its position: $7=$ leftmost display, $0=$ rightmost display. If you score a hit the duck will disappear; if you miss however, another duck will appear to add to you task.

The counter at OF1D varies the speed of flight and can be increased to make the game easier.
'Mastermind' consists of trying to deduce a 'code' chosen by the machine. The code consists of four decimal digits, and pressing 'TERM' followed by 'MEM' causes the machine to choose a new code. The player makes guesses at the code which are entered at the keyboard. Pressing 'GO' then causes the machine to reveal two pieces of information, which are displayed as two digits:
(1) The number of digits in the guess which are correct and in the right position, (known as 'Bulls') and
(2) the number of digits correct but in the wrong position, (known as 'Cows').
For example, suppose that the machine's code was '6678'. The following guesses would then score as shown:

| 1234 | 00 | 1278 | 20 |
| :--- | :--- | :--- | :--- |
| 7812 | 02 | 7687 | 12 |

Subsequent guesses are entered in a similar way, and the player tries to deduce the code in as few attempts as possible.
'Silver Dollar Game' is traditionally played with a number of coins which are moved by the players in one direction along a line of squares. In his turn, a player must move a coin to the right across as many unoccupied
squares as he wishes. The player first unable to move - when all the coins have reached the right-hand end of the line - loses, and the other player takes the coins!

In this version of the game the coins are represented by vertical bars moving along a dashed line. There are five coins numbered, from right to left, 1 to 5 . The player makes his move by pressing the key corresponding to the number of the coin he wishes to move, and each press moves the coin one square along to the right. The machine plays against you, and pressing 'MEM' causes it to make its move. Note that the machine will refuse to move in its turn uniless you have made a legal move in your turn. 'TERM' starts a new game. The program should be entered at OF28.

The machine allows you to take first move and it is possible to win from the starting position given, though this is quite difficult. The five numbers in locations OF1 3 to OF1 7 determine the starting positions of each coin and these can be altered to any other values in the range 00 to OF provided they are in ascending order.

## Moon Landing

0000
0 OO5
OF06
OFO7
OFO8
OFOB
OFOE
OF10
OF12
OF14 08
50
00
OF17 99
80
00
OF1A 99
98
OF1C 00
02
OF1E 58
; Land a rocket on the moon
; Display shows altitude-velocity-fuel
; Keys 1-7 control the thrust ;

| OOO5 Grav | $=$ | 5 | ;Force of gravity |  |
| :--- | :--- | :--- | :--- | :--- |
| ODOO | Disp | $=$ | ODOO | ;Display address |
| O1OB | Crom | $=$ | $010 B$ | ;Segment table |
| FF80 | E | $=$ | -128 | Extension as offset |
| FFE3 Row | $=$ | OFO3-Ret |  |  |

FFE4 Count $=$ OFO4-Ret
;Variables
Save: . $=.+1$
H1: $\quad=.+1$
L1: $\quad=.+1$
Alt: $\quad=+3$
Vel: $\quad=.+3$
Accn: $\quad=.+2$
Thr: $\quad=.+2$
Fuel: $\quad=.+2$
;Original values
Init: BYTE
$08.050,0 ;$ Altitude $=850$
;Altitude
; Velocity
;Acceleration
;Thrust
;Fuel left
.BYTE
$099,080,0 ;$ Velocity $=-20$

BYT
BYTE
0,02 $\quad$;Thrust $=2$
058,0 ;Fuel = 5
;Subroutine to display AC as two digits


| OF 74 | C506 |  | LD | @ + 6(1) | ;P1-> Vel + 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF76 | 9404 |  | JP | Twice | ;Altitude positive? |
| OF 78 | C504 |  | LD | @ + 4(1) | , P1-> Thr + 1 |
| OF7A | 9032 |  | JMP | Off | ;Don't update |
| OF 7C | C402 | Twice: | LDI | 2 | ; Update velocity anc |
| OF7E | CAE3 |  | ST | Row(2) | ;Then altitude... |
| OF 80 | 02 |  | CCL |  |  |
| OF 81 | C5FF | Dadd: | LD | @-1(1) |  |
| OF 83 | E902 |  | DAD | +2(1) |  |
| OF 85 | C900 |  | ST | (1) |  |
| OF 87 | BAE3 |  | DLD | Row(2) |  |
| OF 89 | 9CF6 |  | JNZ | Dadd |  |
| OF 8 B | C102 |  | LD | +2(1) |  |
| OF 8D | 9402 |  | JP | Pos | ;Gone negative? |
| OF 8F | C499 |  | LDI | X'99 |  |
| OF 91 | EDFF | Pos: | DAD | @-1(1) |  |
| OF 93 | C900 |  | ST | (1) |  |
| OF 95 | BAE4 |  | DLD | Count (2) |  |
| OF 97 | 94E3 |  | JP | Twice |  |
| OF 99 | C50C |  | LD | @12(1) | ;P1-> Alt |
| OF 9B | AAE3 |  | ILD | Row(2) | ;Row: = 1 |
| OF 9D | 03 |  | SCL |  |  |
| OF 9E | C5FF | D sub: | LD | @-1(1) | ;Fuel |
| OFAO | F9FE |  | CAD | -2(1) | ;Subtract thrust |
| OFA2 | C900 |  | ST | (1) |  |
| OFA4 | 08 |  | NOP |  |  |
| OFA5 | BAE3 |  | DLD | Row(2) |  |
| OFA7 | 94F5 |  | JP | Dsub |  |
| OFA9 | 06 |  | CSA |  | ;P1-> Fuel now |
| OFAA | 9402 |  | JP | Off | ;Fuel run out? |
| OFAC | 9004 |  | JMP | Accns |  |
| OFAE | C400 | Off: | LDI | 0 |  |
| OFBO | C9FF |  | ST | $-1(1)$ | ;Zero thrust |
| OF B2 | C1FF | Accns: | LD | $-1(1)$ |  |
| OF B4 | 03 |  | SCL |  |  |
| OFB5 | EC94 |  | DAI | 099-Grav | $v$ |
| OFB7 | C9FD |  | ST | -3(1) | ;Accn + 1 |
| OFB9 | C499 |  | LDI | X'99 |  |
| OFBB | ECOO |  | DAI | 0 |  |
| OFBC | C9FC |  | ST | -4(1) | ;Accn |
| OFBF | C100 | Dispy: | LD | (1) | ;Fuel |
| OFC1 | 3E |  | XPPC | 2 | ;Display it OK |
| OFC2 | C1F9 |  | LD | -7(1) | ; Vel |
| OFC4 | 940A |  | JP | Posv |  |
| OFC6 | C499 |  | LDI | X'99 |  |
| OFC8 | 03 |  | SCL |  |  |
| OFC9 | F9FA |  | CAD | -6(1) | ; Vel + 1 |
| OFCB | 03 |  | SCL |  |  |
| OFCC | ECOO |  | DAI | 0 |  |
| OFCE | 9002 |  | JMP | STO |  |
| OF DO | C1FA | Posv: | LD | -6(1) | ; Vel + 1 |
| OF D2 | 3E | Sto: | XPPP | 2 | ;Display velocity |
| OFD3 | C1F7 |  | LD | -9(1) | ;Alt + 1 |


| OF 2E | C461 |  | LDI | Duck |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF30 | 9002 |  | JMP | Go |  |
| OF32 | C400 | No: | LDI | 0 | ;No duck |
| OF34 | C980 | Go: | ST | -128(1) | ; E as offset |
| OF36 | 8 FO 1 |  | DLY | 01 | ;Shine digit |
| OF38 | C0D8 |  | LD | Sum |  |
| OF3A | 9COE |  | JNZ | Nok | ;Key already pressed |
| OF 3C | C180 |  | LD | -128(1) | ;Test for key |
| OF3E | E4FF |  | XRI | OFF |  |
| OF 40 | 9808 |  | JZ | Nok | ;No key |
| OF42 | C8CE |  | ST | Sum |  |
| OF 44 | COCA |  | LD | Row |  |
| OF 46 | E480 |  | XRI | 080 |  |
| OF48 | C8C6 |  | ST | Row | ;Change top bit |
| OF 4A | 40 | Nok: | LDE |  |  |
| OF4B | 03 |  | SCL |  |  |
| OF 4C | FCO1 |  | CAI. | 1 | ;Subtract 1 |
| OF 4E | 9406 |  | JP | Ndig | ;Do next digit |
| OF50 | B8BF |  | DLD | Count |  |
| OF 52 | 98 C 8 |  | JZ | React | ;Start new position |
| OF54 | C407 |  | LDI | 7 |  |
| OF 56 | 90CE |  | JMP | Ndig | ;Another sweep |
|  | 0000 |  | END |  |  |

## Mastermind



OF 29 C4OB
OF 2B 33
OF 2C C4O4
OF 2E CA10
OF 30 C4OF
OF 3235
OF 33 C414
OF35 31
OF $36 \quad 03$
OF37 C104 Incr:
OF39 EC90
OF3B C904
OF 3D D40F
OF 3F 01
OF40 C380
OF 42 CDO 1
OF44 BA10
OF 46 9CEF
OF 48 C4OD
OF4A 35
OF 4B C400
OF 4D 31
OF 4E C103
OF 50 E4FF
OF52 98D8
$\begin{array}{ll}\text { OF54 } & \text { C4FF } \\ \text { OF56 } & \text { CAOF }\end{array}$
OF58 C400
OF5A CAOO
OF5C CAO1
OF5E 02
OF5F C401
OF61 37
OF62 C459
OF 6433
OF 65 3F
OF 66 900B
OF 6840
OF69 F4F6
OF6B. 94F1
OF6D C41A
OF6F 33
OF70 3F
OF71 90E5
OF 73 E403
OF 75 9A1B
OF 77 E405
OF79 9CD9
OF 7B C4OB
OF7D CAOO
OF 7F CAO1
OF 81 C4OF

LDI L(Crom)
XPAL 3
No Key: LDI 04
ST Row(2)
LDI H(digits)
XPAH 1
LDI L(Digits)
XPAL 1
SCL
LD $\quad+4(1)$
DAI 090
ST $\quad+4(1)$
ANI OF
XAE
LD - $128(3)$
ST @+1(1)
DLD Row(2)
JNZ Incr
LDI H(Disp)
XPAH 1
LDI L(Disp)
XPAL 1
LD 3(1) ;Key pressed?
XRI OFF
JZ Nokey
Enter your guess
Clear: LDI OFF

ST Ddta(2)
LDI O
ST DL(2)
ST DH(2)
Nchar: CCL
LDI H(Dispa)
XPAH 3
LDI L(Dispa)-1
XPAL 3
XPPC 3 ;Jump to subroutine
JMP COMD ;Command key return
LDE ;Number key return
A.DI OF6

JP $\quad$ Nchar $\quad$;Ignore digits $>9$
LDI L(Adr)-1
XPAL 3
XPPC 3
JMP Blank ;Get next digit
XRI 03 ;term?
JZ Start(2) ;If so-new game
XRI 05 ;Go?
JNZ Clear ;Ignore if not
Work out answer to guess
LDI L(Crom)
ST DL(2)
ST DH(2)
LDI $\quad \mathrm{H}(\mathrm{Kev})$

| OF83 | 35 |  | XPAH | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 84 | C414 |  | LDI | L(Key) |  |
| OF86 | 31 |  | XPAL | 1 |  |
| OF 87 | C480 |  | LDI | 080 |  |
| OF 89 | 01 |  | XAE |  |  |
| OF8A | C404 |  | LDI | 04 | ;No. of digits |
| OF 8C | CA11 |  | ST | Next(2) |  |
| OF8E | C1F0 | Bull 2: | LD | AdII-Key( 1 |  |
| OF 90 | E501 |  | XOR | @ + 1 1 1 ) |  |
| OF 92 | 9COC |  | JNZ | Nobul |  |
| OF94 | AA01 |  | ILD | DH(2) |  |
| OF96 | C1FF |  | LD | -1(1) |  |
| OF98 | 58 |  | ORE |  | ;Set negative |
| OF99 | C9FF |  | ST | -1(1) |  |
| OF9B | C1EF |  | LD | AdII-Key-1 | (1) |
| OF9D | 58 |  | ORE |  |  |
| OF 9E | C9EF |  | ST | AdIl-Key- | (1) |
| OFAO | BA11 | Bobul: | DLD | Next(2) |  |
| OFA2 | 9CEA |  | JNZ | Bull 2 |  |
| OFA4 | C404 | Cows: | LDI | 04 |  |
| OF A6 | CA11 |  | St | Next(2) | ;P1 points to Key + 4 |
| OFA8 | C404 | Nerow: | LDI | 04 |  |
| OFAA | CA10 |  | ST | Row(2) |  |
| OFAC | C40F |  | LDI | H(AdII) |  |
| OFAE | 37 |  | XPAH | 3 |  |
| OFAF | C408 |  | LDI | L (AdII) +4 |  |
| OFB1 | 33 |  | XPAL | 3 |  |
| OFB2 | C5FF |  | LD | @-111) |  |
| OFB4 | 940A |  | JP | Try | ;Already counted as bull? |
| OFB6 | BA11 | Nocow: | DLD | Next(2) | ;Yes |
| OFB8 | 9CEE |  | JNZ | Nerow |  |
| OFBA | 9013 |  | JMP | Finito |  |
| OFBC | BA10 | Notry: | DLD | Row(2) |  |
| OFBE | 98F6 |  | JZ | Nocow |  |
| OFCO | C100 | Try: | LD | (1) |  |
| OFC2 | E7FF |  | XOR | @-1(3) | :Same? |
| OFC4 | 9CF6 |  | JNZ | Notry |  |
| OFC6 | AAOO |  | ILD | DL(2) |  |
| OFC8 | C300 |  | LD | (3) |  |
| OFCA | 58 |  | ORE |  |  |
| OFCB | CBOO |  | ST | (3) |  |
| OFCD | 90 F 7 |  | JMP | Nocow |  |
|  |  | ; Now un | set top b | of Key |  |
| OFCF | C404 | Finito: | LDI | 04 |  |
| OFD1 | CA11 |  | ST | Next(2) |  |
| OFD3 | C100 | Unset: | LD | (1) |  |
| OFD5 | D47F |  | ANI | 07F |  |
| OFD7 | CD01 |  | ST | @ + 1 1 1) |  |
| OFD9 | BA1 1 |  | DLD | Next(2) |  |
| OFDB | 9CF6 |  | JNZ | Unset | ;All done? |

;Set up segments of result

| OFDD | C401 | LDI | H(Crom) |  |
| :--- | :--- | :--- | :--- | :--- |
| OFDF | 35 | XPAH | 1 |  |
| OFEO | C200 | LD | DL(2) | : L(Crom) + Cows |
| OFE2 | 31 | XPAL | 1 |  |
| OFE3 | C100 | LD | $(1)$ | Segments |
| OFE5 | CAOO | ST | DL(2) |  |
| OFE7 | C201 | LD | DH(2) | : L(Crom) + Bulls |
| OFE9 | 31 | XPAL | 1 |  |
| OFEA | C100 | CD | $(1)$ | Segments |
| OFEC | CAO1 | ST | DH(2) |  |
| OFEE | C4FF | LDI | OFF |  |
| OFFO | CAOF | ST | Dda(2) |  |
| OFF2 | $925 D$ |  | JMP | Nchar(2) |
|  |  |  | Display result |  |
|  | 0000 |  | END |  |

## Silver Dollar Game

; Machine plays against you in moving five
: 'Silver Dollars' along a track
; Player unable to move loses

$$
=0 F 12
$$

; Starting position: Must be ascending order
OF 12
Start:
BYTE
OFF
OF $13 \quad 03$
OF14 05
OF15 08
OF16 09
OF 17 OF
OFOO
OF18
0024
Ram $=0$ OFOO
BYTE
03
BYTE 05
BYTE 08
BYTE 09
.BYTE 0

0025
0026
0185 FF80

Pos: $=.+6$
Count $=024$
Key =
025
026
$\begin{array}{ll}\text { Mnit }= \\ \text { Kybd } & =\end{array}$
0185 ;In monitor
E =
-128 ;Extension reg.
;Begin execution here

OF1E
OF28 C4OF
OF 2A 36
OF 2B C400
OF 2D 32
OF2E C4OF
OF30 35
OF31 C418
OF33 31
OF34 C406
OF36 CA24
OF38 C1FA
OF3A CD01
OF3C BA24
$=0$ F28
Begin: LDI H(Ram)
XPAH 2
LDI L(Ram)
XPAL 2
LDI H(Pos)
XPAH 1
LDI L(Pos)
XPAL 1
LDI 6
ST
Setup:
LD
ST
DLD
;Zero
;Current position
;Ram offsets:
;For key last pressed

| OF 3E | 9CF8 | Ymove: | JNZ | setup |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 40 | C400 |  | LDI | 0 | ;You go first! <br> ;Clear key store |
| OF 42 | CA25 |  | ST | $\mathrm{Key}(2)$ |  |
|  |  | ;Generate display from Pos |  |  |  |
| OF 44 | C40F | Disp: | LDI | H(Pos) |  |
| OF 46 | 35 |  | XPAH | 1 |  |
| OF 47 | C419 |  | LDI | L(Pos) + |  |
| OF 49 | 31 |  | XPAL | 1 |  |
| OF 4A | C409 |  | LDI | 9 |  |
| OF 4C | 01 | Clear: | XAE |  | ;Clear Display buffer ;Underline |
| OF 4D | C408 |  | LDI | 08 |  |
| OF 4F | CA80 |  | ST | E(2) |  |
| OF 51 | 40 |  | LDE |  |  |
| OF 52 | FCO1 |  | CAI | 1 |  |
| OF 54 | 94F6 |  | JP | Clear |  |
| OF 56 | C405 |  | LDI | 5 |  |
| OF 58 | CA24 |  | ST | Count (2) |  |
| OF 5A | C501 | Npos: | LD | @+1(1) |  |
| OF5C | 1 E |  | RR |  |  |
| OF 5D | 940B |  | JP | Even |  |
| OF 5F | D47F | Odd: | ANI | 07F |  |
| OF 61 | 01 |  | XAE |  |  |
| OF 62 | C280 |  | LD | E(2) |  |
| OF 64 | DC30 |  | ORI | 030 | ;Segments E \& F |
| OF 66 | CA80 |  | ST | E(2) |  |
| OF 68 | 9007 |  | JMP | Cont |  |
| OF 6A | 01 | Even: | XAE |  |  |
| OF 6B | C280 |  | LD | E(2) |  |
| OF 6D | DC06 |  | ORI | 06 | ;Segments B \& C |
| OF 6F | CA80 |  | ST | E(2) |  |
| OF 71 | BA24 | Cont: | DLD | Count (2) |  |
| OF 73 | 9CE5 |  | JNZ | Npos |  |
|  |  | ;Display current position |  |  |  |
| OF 75 | C401 | Show: | LDI | H(Kybd) |  |
| OF 77 | 37. |  | XPAH | 3 |  |
| OF 78 | C484 |  | LDI | L(Kybd)- |  |
| OF 7A | 33 |  | XPAL | 3 |  |
| OF 7B | 3F |  | XPPC | 3 |  |
| OF 7C | 902A |  | JMP | Coma | ;Command key |
| OF 7E | 40 |  | LDE |  |  |
| OF 7F | 98F4 |  | JZ | Show |  |
| OF 81 | 03 |  | SCL |  |  |
| OF 82 | FCO6 |  | CAI | 6 | ;1-5 allowed |
| OF 84 | 94EF |  | JP | Show |  |
| OF 86 | C40F |  | LDI | H(Pos) |  |
| OF 88 | 35 |  | XPAH | 1 |  |
| OF 89 | C418 |  | LDI | L(Pos) |  |
| OF 8B | 02 |  | CCL |  |  |
| OF 8C | 70 |  | ADE |  |  |
| OF 8D | 31 |  | XPAL | 1 |  |
| OF 8E | C100 |  | LD | (1) |  |
| OF 90 | 02 |  | CCL |  |  |
| OF 91 | F4FF |  | ADI | -1 |  |


| OF 93 | 02 |  | CCL |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 94 | F9FF |  | CAD | -(1) |  |
| OF 96 | 9402 |  | JP | Fine 2 | ;Valid move |
| OF 98 | 90DB |  | JMP | Show |  |
| OF 9A | C225 | Fine 2: | LD | Key(2) |  |
| OF 9C | 9 CO 3 |  | JNZ | Firstn |  |
| OF 9E | 40 |  | LDE |  |  |
| OF 9F | CA25 |  | ST | Key(2) | ;First key press |
| OFA1 | 60 | Firstn: | XRE |  | ;Not first press |
| OFA2 | $9 E 43$ |  | JNZ | Disp(2) | ;not allowed |
| OFA4 | B900 |  | DLD | (1) | ;Make move |
| OFA6 | 9243 |  | JMP | Disp(2) | ;Display result |
| OFA8 | C225 | Coma: | LD | $\mathrm{Key}(2)$ | ;Mem pressed |
| OFAA | $9 \mathrm{A43}$ |  | JZ | Disp(2) | ;You haven't moved! |
| OFAC | C403 | Go: | LDI | 3 |  |
| OFAE | CA24 |  | ST | Count(2) |  |
| OFBO | C40F |  | LDI | H(Pos) |  |
| OFB2 | 35 |  | XPAH | 1 |  |
| OFB3 | C418 |  | LDI | L(Pos) |  |
| OFB5 | 31 |  | XPAL | 1 |  |
| OF B6 | C400 |  | LDI | 0 |  |
| OFB8 | 01 |  | XAE |  |  |
| OFB9 | C101 | Try: | LD | +1(1) |  |
| OFBB | 02 |  | CCL |  |  |
| OFBC | FDO2 |  | CAD | @ + 2(1) |  |
| OFBE | C904 |  | ST | 4(1) |  |
| OFCO | 60 |  | XRE |  | ;Keep nim sum |
| OFC1 | 01 |  | XAE |  |  |
| OFC2 | BA24 |  | DLD | Count(2) |  |
| OFC4 | 9CF3 |  | JNZ | Try. |  |
| OFC6 | 40 | Solve: | LDE |  |  |
| OFC7 | 980E |  | JZ | Nogo | ;Safe position |
| OFC9 | E100 |  | XOR | (1) |  |
| OFCB | 03 |  | SCL |  |  |
| OFCC | FDO2 |  | CAD | @ + 2(1) |  |
| JFCE | 94F6 |  | JP | Solve |  |
| JF DO | 02 |  | CCL |  |  |
| OFD1 | F1F9 |  | ADD | -7(1) | ;Make my move |
| JF D3 | C9F9 |  | ST | -7(1) |  |
| OFD5 | 923F |  | JMP | Ymove(2) | ;Now you, good luck! |
| OFD7 | C 405 | Nogo: | LDI | 05 |  |
| OFD9 | CA24 |  | ST | Count(2) | ;Make first move |
| OFDB | C5FF | No: | LD | @-1(1) |  |
| OFDD | 02 |  | CCL |  |  |
| OFDE | F4FF |  | ADI | -1 |  |
| OFEO | 02 |  | CCL |  |  |
| OFE 1 | F9FF |  | CAD | -1(1) |  |
| OFE3 | 9406 |  | JP | Fine |  |
| OFE5 | BA24 |  | DLD | Count(2) |  |
| OFE7 | 9CF2 |  | JNZ | No |  |
| OFE9 | 9307 |  | JMP | +7(3) | ;i.e. Abort-I lose |
| OFEB | B900 | Fine: | DLD | (1) | ;Make my move |
| OFED | 923F |  | JMP | Ymove(2) | ;now you chum. |
|  | 0000 |  | .END |  |  |

## Music

'Function Generator' produces a periodic waveform by outputting values from memory cyclically to a D/A converter. It uses the 8 -bit port B of the RAM I/O chip to interface with the D/A, and Fig. 1 shows the wiring connections. The D/A chosen is the Ferranti ZN425E, a low-cost device with a direct voltage output.

Any waveform can be generated by storing the appropriate values in memory. The example given was calculated as an approximation to a typical musical waveform.
'Music Box' plays tunes stored in memory in coded form. The output can be taken from one of the flag outputs. Each note to be played is encoded as one byte. The lower 5 bits determine the frequency of the note, as follows:

| Rest | A | A\# | B | C | C\# | D | D\# | E | F | F\# | G | G\# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OO | 01 | O2 | O3 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC |
|  | OD | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |

There are two octaves altogether.
The top three bits of the byte give the duration of the note, as
follows:
Relative Duration: $1 \begin{array}{lllllllll} & 2 & 3 & 4 & 5 & 6 & 7 & 8\end{array}$
0020406080 AO CO EO
Thus for any specific note required the duration parameter and frequency parameter should be added together. A zero'byte is reserved to specify the end of the tune.

The program uses two look-up tables, one giving the time-constant for a delay instruction determining the period of each note and the other giving the number of cycles required for the basic note duration.
'Organ' generates a different note for each key of the keyboard by using the key value as the delay parameter in a timing loop. Great skill is needed to produce tunes on this organ.


Fig. 1

## Function Generator

|  |  | ; Generates arbitrary waveform by outputting ; values to D/A Converter. <br> ; uses Ram I/O chip. (Relocatable). |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Portb E | $=$ | $\begin{aligned} & \text { OE21 } \\ & -128 \end{aligned}$ | ;Extension as offset |
| 0000 |  | ; | = 0E80 |  | ;Start of Ram in Ram/lO |
| 0E80 | C40F | Start: | LDI | H(Endw) |  |
| OE82 | 36 |  | XPAH | 2 |  |
| OE83 | C448 |  | LDI | L(Endw) |  |
| OE85 | 32 |  | XPAL | 2 | ;P2-> End of waveform |
| OE86 | C40E |  | LDI | H(Portb) |  |
| OE88 | 35 |  | XPAH | 1 |  |
| OE89 | C421 |  | LDI | L(Portb) |  |
| OE8B | 31 |  | XPAL | 1 |  |
| OE8C | C4FF |  | L LDI | X'FF | ;All bits as outputs |
| OE8E | C902 |  | ST | +2(1) | ;Output definition B |
| OE90 | C4D8 | Reset: | LDI | -Npts |  |
| OE92 | 02 |  | CCL |  |  |
| 0 O93 | 01 | Next: | XAE |  |  |
| OE94 | C280 |  | LD | E(2) | ;Get next value |
| OE96 | C900 |  | ST | (1) | ;Send to D/A |
| OE98 | 40 |  | LDE |  |  |
| OE99 | F401 |  | ADI | 1 | ;Point to next value |
| OE9B | 98F3 |  | JZ | Reset | ;New sweep |
| OE9D | 04 |  | DINT |  | ;Equalize paths |
| OE9E | 9053 |  | JMP | Next | ;Next point |
|  |  | ; |  |  |  |
|  |  | Sample <br> ; Funda <br> ; 2nd Har <br> 3rd Ha <br> Equation <br> ; $\operatorname{Sin}(X)$ <br> ; With a | waveform ental amp monic am monic amp is: $0.5^{*} \mathrm{Sin}($ propriate | of 40 poin tude 1 plitude 0.5 litude 0.5 $0 \cdot x) 40$ <br> rmalizatio | zero phase 0 deg. lag. $5^{*} \operatorname{Sin}\left(3.0^{*} X-0.5^{*} \pi\right)$ |
| OEAO |  |  | . $=0 \mathrm{~F} 20$ |  |  |
| OF20 |  | Wave: | .BYTE | 077,092 | ,0BO,0CB, OE 1 ,OED |
| OF26 |  |  | .BYTE | OEF,0E6 | OD5,OBE, OA5,08E |
| OF2C |  |  | .BYTE | 07F,077 | 076,07D,087,092 |
| OF32 |  |  | .BYTE | 09B,09E | 09A,090,080,06F |
| OF38 |  |  | .BYTE | 05C, 04 | ,042,03D,03D,040 |
|  |  |  | .BYTE | 046,04B | ,04D,04D,04A,046 |
| OF44 |  |  | BYTE | 044,04 | ,050,060 |
|  | $\begin{aligned} & \text { OF48 } \\ & 0028 \end{aligned}$ | Endw NPTS | $\begin{aligned} & = \\ & = \end{aligned}$ | Endw | vave ;No. of points |
|  | 0000 |  | END | Endw | wave ,No. of points |

## Music Box

; Plays a tune stored in memory
; 1 Byte per note
; top 3 bits $=$ duration $(00-E O)=1$ to 8 units
; bottom 5 bits $=$ note $(01-18)=2$ octaves

0000
OF1 2
OF13
OF19
OF1F
OF25
OF2B
OF3 1
OF37
OF3D
OF43
OF44
OF45 3F
OF46 C40F
OF48 35
OF49 C40F
OF4B 36
OF4C C490
OF4E 32
OF4F C601
OF51 01
OF52 40
OF53 98FO
OF55 1C
OF56 1C
OF57 1C
OF58 D4FC
OF5A C8E9
OF5C C412
OF5E 01
OF5F D41F
OF61 02
OF62 70
OF63 31
OF64 C100
OF66 01
OF67 C118
OF69 C8D9 OF6B
= OF1 2
;Table of notes
Scale: .BYTE 0 ;Silence BYTE OFF,OEC,ODB,OCA,OBB,OAC BYTE 09E,091,085,079,06E,063 .BYTE 059,050,047,03F,037,030 BYTE 029,022,01C,016,011,00C
;Table of cycles per unit time
.BYJE 044,048,04C,051,055,05B
BYTE 060,066,06C,072,079,080
.BYTE 088,090,098,0A1,OAB,0B5
.BYTE OCO,OCB,OD7,OE4,OF2,OFF
;Program now:
Cycles: . $=.+1$
Count: . $=.+1$
Stop: XPPC 3 ;'Go, 'term', to play again
;Begin execution here
Begin: LDI H (Scale)
XPAH 1
LDI H(Tune)
XPAH 2
LDI L(Tune)
XPAL $2 \quad ;$ 2 points to tune
Play: LD @+1(2) ;Get next note code
XAE ;Save in ext.
LDE
JZ Stop ;Zero = terminator
SR
SR
SR
ANI X'FC
ST Count
LDI L(Scale)
XAE
ANI $\quad$ X'1F ;Get note part
CCL
ADE ;no carry out
XPAL $1 \quad$;Point P1 to note
LD (1) ;Note
XAE ;Put it in ext.
LD $\quad+24(1)$;Cycle count
ST Cycles
Peal: LDE

OF6C 9C04
OF6E 8F80 OF70 9011
OF72 8F00
OF74 06
OF75 E407
OF77 07
OF7B B8CA
OF7A 9807
OF7C 08
OF7D C410
OF7F 8F00
OF81 90E8
OF83 B8C0
OF85 94EO
OF87 8F20
OF89 90C4
OF8B
OF90
OF96
OF9C
OFA2
OFA8
OFAE
OFB4
OFBA
0000
More:
;

Sound:

| JNZ | Sound | ;Zero = silence |
| :--- | :--- | :--- |
| DLY | X'80 | ;Unit gap |
| JMP | More |  |
| DLY | X'00 |  |
| CSA |  |  |
| XRI | X'07 $^{\prime}$ | ;Change flags |
| CAS |  |  |
| DLD | Cycles |  |
| JZ | More |  |
| NOP |  | ;Equalize paths to |
| LDI | X'10 | ;Prevent clicks in |
| DLY | X'00 | ;Sustained notes |
| JMP | Peal |  |
| DLD | Count |  |
| JP | Hold |  |
| DLY | X'20 | ;Gap between notes |
| JMP | Play | ;Get next note |

= OF90
Tune:
BYTE BYTE 031,031,032,051,00F,02D, BYTE O2F,02D,02C,02D,00D,OOF
BYTE 011,012,034,034,034,054, BYTE 012,031,032,032,032,052, .BYTE 011,02F,031,012,011,00F . .BYTE OOD,051,012,034,016,032 .BYTE 071,06F,08D,0
.END

## Organ

; Each key on the keyboard generates a ; different note (though the scale is
; somewhat unconventional!) Relocatable.


| OF35 | 07 |  | CAS |  |
| :--- | :--- | :--- | :--- | :--- |
| OF36 | 90EB |  | JMP | New |
| OF38 | B8E6 | No: | DLD | Count |
| OF3A | 9CEE |  | JNZ | Again |
| OF3C | 90E5 |  | JMP | New |
|  |  |  |  |  |
|  | 0000 |  | .END |  |

## Miscellaneous

'Message' gives a moving display of segment arrangements according to the contents of memory locations from 'Text' downwards until an 'end-of-text' character with the top bit set (e.g. 080). Each of the bits 0-6 of the word in memory corresponds, respectively, to the seven display segments $\mathrm{a}-\mathrm{g}$; if the bit is set, the display segment will be lit. Most of the letters of the alphabet can be formed from combinations of the seven segments: e.g. 076 corresponds to ' $H$ ', 038 to ' $L$ ', etc. The speed with which the message moves along the display depends on the counter at OF2D. If the first and last 7 characters are the same, as in the sample message given, the text will appear continuous rather than jumping from the end back to the start.
'Reaction Timer' gives a readout, in milliseconds, of the time taken to respond to an unpredictable event. To reset the timer the ' O ' key should be pressed. After a random time a display will flash on. The program then counts in milliseconds until the 'MEM' key is pressed, when the time will be shown on the display.

The execution time of the main loop of the program should be exactly one millisecond, and for different clock rates the delay constants will have to be altered:

| Rate | Location: | OF2A | OF37 |
| :--- | :---: | :---: | :---: |
| 1 MHz | OF39 |  |  |
| 2 MHz | OFA | OA8 | OO |
| 4 MHz | OFA | OA1 | 01 |
| 4 | OFF | 093 | 03 |

'Self-Replicating Program' makes a copy of itself at the next free memory location. Then, after a delay, the copy springs to life, and itself makes a copy. Finally the whole of memory will be filled by copies of the program, and from the time taken to return to the monitor one can estimate the number of generations that lived.

## Message



OF2E C8FO
OF30 C407
OF32
OF33 C280
OF35 C980
OF37 C4FF
OF39 O2
OF3A 70
OF3B 94F5
OF3D B8E1
OF3F 9CEF
OF41 C6FF
OF43 94E7
OF45 90DF
ODOO
Disp
;
; A sample message
; Message is stored backwards in memory
; first character is 'end of text', X'80.
; For a continuous message, first and
; last seven characters must be the
; same (as in this case).
OF47
OFAO
OFA6
OFAC
OFB2
OFB8
OFBE
OFC4
OFCA
OFDO
= OFAO
BYTE 080,079,079,06D,040,037
BYTE 077,039,040,03E,03F,06E
BYTE 040,06D,077,040,06E,03E
BYTE 07F,040,079,037,030,071
BYTE 040,06E,038,038,03F,01F
BYTE 040,077,040,06D,030,040
.BYTE 039,040,071,03F,040,06D
BYTE 040,079,079,06D,040,037
BYTE 077,039
$=$.

Speed

| Again: | LDI | 7 |
| :--- | :--- | :--- |
| Loop: | XAE |  |
|  | LD | $-128(2)$ |
|  | ST | $-128(1)$ |
|  | LDI | X'FF |

;i.e. decrement ext.
Loop
Speed
Again
@-1(2) ;Move letters
Move $; X^{\prime} 80=$ end of text

0000

| OF1 7 | 01 |  | XAE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF18 | 02 |  | CCL |  |  |
| OF19 | F411 |  | ADI | STX-LDX |  |
| OF1B | 01 |  | XAE |  |  |
| OF1C | C880 | Store: | ST | -128(0) | ;ditto |
| OF1E | 40 |  | LDE |  |  |
| OF1F | 03 |  | SCL |  |  |
| OF2O | FC10 |  | CAI | STX-LDX-1 | ;i.e. increment ext. |
| OF22 | 01 |  | XAE |  |  |
| OF23 | 40 |  | LDE |  |  |
| OF24 | E414 |  | XRI | Last-Loop-1 | ;finished? |
| OF26 | 9CED |  | JNZ | Loop |  |
| OF28 | 8FFF |  | DLY | X'FF | ;shows how many copies |
| OF2A |  | Last | = |  | ;were executed. |
|  | 0000 |  | .END |  |  |

## Reaction Timer

; Gives readout of reaction time in milliseconds
; display lights up after a random delay
; Press'MEM' as quickly as possible.
; Press ' 0 ' to play again. (Relocatable)
; $150=$ excellent, $250=$ average, $350=$ poor
01F4 0FOO Ram = 0D00 Disp = 0005 Adlh = 000C OOOE Ad 015A
0000

OF20
C401
OF22 37
OF23 C459
OF25 33
OF26 C205
OF28 01
OF29 8F7D
OF2B 02
OF2C 70
OF2D 94F9
OF2F C903
OF31 40
OF32 CAOC
OF34 CAOE
OF36 C4A8
OF38 8F00
OF3A 03
OF3B C20C

XAE
ADI STX-LDX
XAE
LDE
SCL
CAI
XAE
LDE
XRI Last-Loop-1 ;finished?
JNZ Loop
DLY $\quad$ X'FF ;shows how many copies ;were executed.

| Cycles | $=$ | 500 | ;SC/MP cycles per msec |
| :---: | :---: | :---: | :---: |
| Ram | = | OFOO |  |
| Disp | $=$ | ODOO |  |
| Adlh | = | 5 |  |
| Adl | = | 12 |  |
| Adh | = | 14 |  |
| Dispa | = | 015A | ;'Address to segments' |
|  |  |  |  |
|  | . $=0$ F20 |  |  |
| Begin: | LDI | H(Dispa) |  |
|  | XPAH | $3$ |  |
|  | LDI | L(Dispa) - 1 |  |
|  | XPAL | 3 |  |
|  | LD | Adlh(2) | ; 'Random' number |
| Wait: | XAE |  |  |
|  | DLY | Cycles/4 |  |
|  | CCL |  |  |
|  | ADE |  | ;Count down |
|  | JP | Wait |  |
|  | ST | +3(1) | ;Light' 8' on display <br> ;Now zero |
|  | LDE |  |  |
|  | ST | Adl(2) |  |
|  | ST | Adh(2) |  |
| ;Main loop ; length without DLY $=151 \mu$ cycles |  |  |  |
| Time: | LDI | (Cycles-151-13)/2 |  |
|  | DLY | 0 |  |
|  | SCL |  |  |
|  | LD | AdI(2) |  |


| OF3D | 68 |  | DAE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF3E | CAOC |  | ST | Adl(2) |  |
| OF40 | C20E |  | LD | Adh(2) |  |
| OF42 | 68 |  | DAE |  |  |
| OF43 | CAOE |  | ST | Adh(2) |  |
| OF45 | 40 |  | LDE |  |  |
| OF46 | 02 |  | CCL |  |  |
| OF47 | F903 |  | CAD | +3(1) | ;Test for key |
| OF49 | 98EB |  | JZ | Time |  |
| OF4B | 3 F | Stop: | XPPC | 3 | ;Go display time |
| OF4C | 90FD |  | JMP | Stop | ;llegal return |
| OF4E | 90D0 |  | JMP | Begin | ;Number key |
| OF50 |  | ; | $=0$ FF9 |  | ;Pointers restored ;From ram |
| OFF9 | 0000 |  | . DBYTE | Disp | ;P1-> Display |
| OFFB | OFOO |  | . DBYTE | Ram | ;P2-> Ram |
|  | 0000 |  | END |  |  |

MK 14

## VDU Instructions

The MK14 VDU is memory mapped and works by DMA (Direct Memory Access) of the MK 14 memory. It must be connected to the address bus and the data bus of the MK14. Each time the VDU needs to read the memory (so that it can display its contents), the VDU sends a signal to stop the SCMP (this signal is called NENIN). It then takes NRDS low and counts up twice through the addresses on $A 0-A 7$ meanwhile displaying their contents. The memory page ( 1 page $=256$ bytes) selected depends on the inputs PS1 - PS4 (page selects) which correspond to A8 $\rightarrow$ A11. If these are changed half way through a vertical scan of the TV two different pages may be displayed. The VDU requires only $a+5$ volts stabilised power supply from the MK14 regulator. A heatsink will be necessary.

Construction Notes.

1. We recommend you use sockets for all the integrated circuits.
2. When soldering use a minimum of solder and a fine tipped soldering iron.
3. The holes are plated through and you should not solder both sides of the board.
4. Check the board carefully for any flaws.
5. Carefully read all the notes we supply. If you are truly uncertain about how to proceed contact us for more information.
6. Use reasonable caution when handling CMOS components.

## Component List.

| Part Number | Value | Remarks |
| :---: | :---: | :---: |
| R1, R16 | 470 | Yellow Violet Brown |
| R2, R11, R14, R17 | 1 K 2 | Brown Red Red |
| R3, R4 | 27K | Red Violet Orange |
| R5, R7, R10, R12, R13, R15 | 4K7 | Yellow Violet Red |
| R8 | 2K4 | Red Yellow Red |
| R9 | 150 | Brown Green Brown |
| R6 | - | Not required |
| C1, C2, C3, C4, C5, C6, C7 |  | Any value between 30 N and 100 N |
| C8 | -6098 10 n | ONOOR-602 O. Oi |
| C9 | 220 | 220 K or 221 |
| C10 | - | Not required |
| C11 | 82100 | 821 101 |
| D1 |  | Blue body. White band + ve. |
| Q1, 02, 03, 04 | BC239 |  |
| IC1 | 74.86 |  |
| 1C2 | 74LS20 | May be 74L20 |
| IC3 | 74LS93 |  |
| IC4 | 74LS74 | May be 74L74 |
| IC5 | 4011 | May be 5611 |
| IC6 | 4040 | May be 5640 |
| IC7, IC12 | 74LS04 | May be 74L04 |
| IC8 | 74LS157 | May be 81L22 or 74L157 |
| IC9, IC10 | 80 L95 |  |
| IC11 | 74LS27 | - |
| IC13 | 4012 | May be 5612 |
| IC14 | 74LS00 | May be 74L00 |
| IC15 | DM8678CAB | Character generator |
| IC16 | 74LS165 | May be 8590 |

## Astec UM1233 Modulator Printed Circuit Board.

First of all make the following connections. If you have an issue 4 or issue 5 board the connections can be made through a double sided connector at the top of the MK 14 board.

| VDU connection ${ }^{\text {- }}$ | Name | MK14 connection |  | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| a1 | ov | pin 20 of | IC1 | Zero volts |
| a2 | AO | pin 25 | " | Address bus |
| a3 | A1 | pin 26 | " | " |
| a4 | A2 | pin 27 | " | " |
| a5 | A3 | pin 28 | " | " |
| a6 | A4 | pin 29 | " | " |
| a7 | A5 | pin 30 | " | " |
| a8 | A6 | pin 31 | " | " |
| a9 | A7 | pin 32 | " | " |
| a10 | A8 | pin 33 | " | " |
| a11 | A9 | min 34 | " | " |
| a12 | A10 | pin 35 | " | " |
| a13 | A11 | pin 36 | " | " |
| a18 | D0 | pin 16 | " | Data bus |
| a19 | D1 | pin 15 | " | " |
| a20 | D2 | pin 14 | " | " |
| a21 | D3 | pin 13 | " | , |
| a22 | D4 | nin 12 | " |  |
| a23 | D5 | ! 1: | " | " |
| a24 | D6 | pu: 10 | " | " |
| a25 | D7 | pin 9 | " | " |
| a28 | NRDS | pin 2 | " | Negative read strobe |
| a31 | NENIN | pin 3 | " | Stop processor |
| a32 | $+5 \mathrm{~V}$ | pin 40 | " | Power supply |

*looking at the component side of the PCB, row a is closest to the end of the board and connections 32 are at the side nearest to Q3 and Q4.

| b9 | PS1 |  |
| :--- | :---: | :--- |
| b10 | PS2 | Hard wired to +5 V, |
| b11 | PS3 | OV, or an IO port |
| b12 | PS4 |  |
| b13 | VDU OFF | FLAG 1 |
| b14 | GRAPHICS/CHARS | Can connect to flag or be switched |
| b15 | REVERSE PAGES | $"$ |
| b16 | INVERT VIDEO | $"$ |
| b17 | TOPPAGE |  |
| b27 | XOUT | pin 38 of IC1 |

These determine which pages are displayed by the VDU. As a first test connect PS1, PS2, PS3, PS4 to OV.
Take low (natural state on reset) to turn V'DU on.
Take low for character mode, high for graphics.
Take low to reverse top and bottom pages.
Take low to give reverse video (black on white). High when first half of TV picture displayed.
Clock signed at 4 Mhz . (not 4.43 Mhz ).

It is also necessary to make the following modifications to the MK14 board.

1. Connect a $4 K 7$ resistor from NWDS (pin 1 of IC1) to +5 V (pin 40 of IC1).
2. Cut the connection from pin 3 of IC1 (NENIN) to $O V$.
3. Cut the connection from pin 3 of IC1 to pin 15 of IC10.
4. Remake connection from pin $\mathbf{1 5}$ of IC10 to 0 V .

When first testing the VDU connect b9 - b12 to 0 V and leave b14-b17 unconnected. On powering up the MK14 the LED display should work normally. If the output of the UHF modulator is connected to the aerial socket of a UHF TV you should be able to find a strong signal from the VDU on channel 36 showing a bit-map of the monitor.

You will notice that the top half and lower half of the screen are the same. Now disconnect b11 from OV and connect it to b17. The screen will now display the first two $1 / 2 \mathrm{~K}$ pages of memory (the monitor PROM). If you connect b16 to OV the picture will invert. If you connect b14 to OV the display will show the contents of memory as ASCII characters. If you connect b15 to ground the top and bottom pages will swap round.

Next try connecting b9, b11 and b12 through a 1 K resistor to +5 V . The VDU will now display the normal RAM ( $O F 00$ - OFFF) and extra RAM (OBOO $\rightarrow$ OBFF) on the screen. Notice how some locations flicker as they are continuously changed by the program in the monitor PROM. This flicker disappears if the RESET button is depressed. Try connecting b14 to b17 to produce a display which is part graphics and part characters. Notice that you can change the characters by writing new values into the extra RAM area ( $2 \mathrm{O}_{16}$ corresponds to a space). You can change the pattern in the graphics area by writing into OF12 $\rightarrow$ OFFF. $100_{16}$ corresponds to a blank). Notice how the eight bits of each byte are spread out in a row.

Finally write 02 into OFFF and press GO. (This is a quick way of setting FLAG 1). The VDU display should blank and the MK14 will run at full speed so that you can load taped programs. Press reset to turn on the VDU again.

NB: When running the VDU causes program execution to run about $6 \%$ slower.

The following three programs illustrate how to use an MK14 fitted with the extra RAM, RAM $-1 / 0$ chip and VDU. If the Extra RAM and normal RAM are displayed by the VDU the only RAM area remaining for user program is the RAM of the RAM-I/0 chip. The following three programs fit into these $80_{16}$ bytes. One can of course use part of the VDU RAM for larger user programs but then they will appear on the display. It is straightforward to add more RAM if this proves necessary.

BIT is a subroutine that can be used to turn on and off and read the spots of a graphics display. It forms the basis of a graphics program. (b14 should be taken to +5 V through a 1 K resistor).

PUTC is a subroutine which makes the MK14 VDU behave like a standard VDU. It puts the ASCII character corresponding to the byte in the accumulator (lower six bits only) onto the screen in consecutive locations and handles the codes for Carriage Return, Line Feed, Vertical Tab, Backspace and Horizontal Tab. (b14 should be wired to OV).

SHOWCH is a short demonstration program which clears the screen and then displays the font of the character generator. (b14 should be wired to OV).

## A Short Technical Description.

The MK14 VDU uses a 74LS74, a 74LS93 and a 4040 as a counter chain to count the 312 lines of a TV display and to generate row and column addresses for character or graphics display.

A 74LS157 is used to select the different mappings required for graphics bit map (eight bytes in a row) and for character display ( 16 bytes in a row). Two 80L95s isolate the VDU from the address and data bus when it is being used by the SCMP. A 4011 generates the sync pulse waveforms. A 74 L86 is used to invert the video and buffer the CMOS. Further buffering is performed by the two 74LSO4s.

A 74LS165 parallel in/serial out shift register generates the graphics by shifting out the data read on the datajus and a DM8678 character generator chip is used to generate ASCII characters from the lower six bits of the databus.

The other chips control the use of the address and databus by the SCMP and VDU and provide the necessary signals for the shift register and character generator.

Two transistors are used to buffer NENIN, XOUT and a further two to form a composite video signal which is fed into the onboard modulator.

| 0880 | 02 | BIT | CCL | P1 should point to the page to be displayed. |
| :---: | :---: | :---: | :---: | :---: |
| 0881 | CAFF |  | ST BIT(2) | This routine requires P2 to point to a stack. |
| 0883 | C201 |  | LD Y(2) | $O(2)$ should contain $X$ and $1(2)$ contain $Y$ |
| 0885 | IE |  | RR | where $0<X<63$ and $0<Y<31$. Values outside |
| 0886 | IE |  | RR | these ranges are mapped on modulo 64 and 32. |
| 0887 | IE |  | RR | If on entry the accumulator contains |
| 0888 | IE |  | RR | a) 00 the bit at $(X, Y)$ is cleared. |
| 0889 | IE |  | RR | b) 01 the bit at ( $X, Y)$ is set |
| 088A | D4F8 |  | ANI X'F8 | c) FF the bit at ( $X, Y$ ) is read and the value |
| 088C | 01 |  | XAE | returned in the accumulator ( 0 for zero). |
| 088D | C200 |  | LD X(2) |  |
| 088F | 1 C |  | SR |  |
| 0890 | 1 C |  | SR |  |
| 0891 | 1 C |  | SR |  |
| 0892 | D407 |  | ANI X 07 |  |
| 0894 | 70 |  | ADE |  |
| 0895 | 31 |  | XPAL 1 | $X$ and $Y$ are used to calculate PIL. |
| 0896 | C200 |  | LD X (2) |  |
| 0898 | D407 |  | ANI X ${ }^{\prime} 07$ |  |
| 089A | 02 |  | CCL |  |
| 089B | F424 |  | ADI X'24 | Use PC relative extension register addressing |
| 0890 | 01 |  | XAE | to obtain a suitable mask for the bit |
| 089E | C080 |  | LDE(0) | corresponding to ( $\mathrm{X}, \mathrm{Y}$ ). |
| 08A0 | CAFE |  | ST MASK (2) |  |
| 08A2 | G2FF- |  | LD BIT (2) |  |
| 08A4 | 940A |  | JP PUT |  |
| 08A6 | C100 | GET: | LD O(1) | Read bit |
| 08A8 | D2FE |  | AND MASK (2) |  |
| 08AA | 9814 |  | JZ RET |  |
| 08AC | C401 |  | LDI X'0i |  |
| O8AE | 9010 |  | JMP RET |  |
| 08Bo | 9802 | PUT: | JZ S | If zero clear atit. |
| 0882 | C2FE |  | LD MASK (2) | Set a bit |
| 0884 | 01 | S: | XAE |  |
| 0885 | C2FE |  | LD MASK (2) |  |
| 0887 | E4FF |  | XRI X'FF |  |
| 0889 | D500 |  | AND O(1) |  |
| 08BB | 70 |  | ADE |  |
| 088C | C900 |  | ST O(1) |  |
| 08BE | G2FF |  | LD BIT (2) |  |
| 08C0 | 3 F | RET: | XPPC 3 |  |
| 08C1 | 90BD |  | JMP BIT |  |
| 08C3 | . 804020 | 0201 |  | Table of mask values |

SHOW CHARS ON MK 14 VDU

| 0880 | C40F | SHOWCH | LDI X'OF |
| :--- | :--- | :--- | :--- |$\quad$| This routine requires only the RAM-I/0 |
| :--- |
| chip and Extra RAM to be fitted. It |

PUTC ROUTINE FOR MK14

| 0880 | 01 | PUTC | XAE | The character whose ASCII code is in |
| :---: | :---: | :---: | :---: | :---: |
| 0881 | 02 |  | CCL | the accumulator is written to the next |
| 0882 | C408 |  | LDI H(EXTRA RAM) | character cell on the screen, |
| 0884 | 35 |  | XPAH 1 | Carriage Return, Line Feed, Vertical Tab, |
| 0885 | 40 |  | LDE | Backspace and Horizontal Tab are interpreted. |
| 0886 | E400 |  | XRI 000 |  |
| 0888 | 981 B |  | JZ CR |  |
| 088A | E407 |  | XRI 007 |  |
| 088C | 981C |  | JZ LF |  |
| 088 E | E401 |  | XRI 001 |  |
| 0890 | 981 D |  | JZ VT |  |
| 0892 | E403 |  | XRI 003 |  |
| 0894 | 9828 |  | JZ BS |  |
| 0896 | E401 |  | XRI 001 |  |
| 0898 | 9803 |  | JZ HT |  |
| 089A | 40 |  | LDE |  |
| 0898 | C900 |  | ST O(1) |  |
| 0890 | 31 | HT | XPAL 1 |  |
| 089E | F401 |  | ADI 001 |  |
| 08A0 | 31 | S2. | XPAL 1 |  |
| 08A1 | 40 |  | LDE |  |
| 08A2 | $3 F$ |  | XPPC 3 |  |
| 08A3 | 90DB |  | JMP PUTC |  |
| 08A5 | 31 | CR | XPAL 1 |  |
| 08A6 | D4F0 |  | ANI OFO |  |
| 08A8 | 90F6 |  | JMP S2 |  |
| 08AA | 31 | LF | XPAL 1 |  |
| 08AB | F410 |  | ADI 010 |  |
| 08AD | 90F1 |  | JMP S2 |  |
| 08AF | C400 | VT | LDI 000 |  |
| 08B1 | CAFF |  | ST-1(2) |  |
| 0883 | 31 | S1 | XPAL 1 |  |
| 0884 | C420 |  | LD! 020 |  |
| 0886 | C900 |  | ST O(1) |  |
| 0888 | AAFF |  | ILD-1(2) |  |
| 08BA | 9CF7 |  | JNZ S1 |  |
| 08BC | 90E2 |  | JMP S2 |  |
| 08BE | 31 | BS | XPAL 1 |  |
| 08BF | F4FF |  | ADI OFF |  |
| 08C1 | 900D |  | JMP S2 |  |

## Science of Cambridge Limited

## 6 King's Parade

Cambridge CB2 1SN
Telephone Cambridge (0223) 311488


[^0]:    Base Code Modifier
    Op Code $=$ Base + ptr

